

3.3V, 500MHz 1:22 DIFFERENTIAL HSTL (1.5V) FANOUT BUFFER/TRANSLATOR

Precision Edge® SY89823L


### **FEATURES**

- 22 differential HSTL (low-voltage swing) output pairs
- HSTL outputs drive  $50\Omega$  to ground with no offset voltage
- 3.3V core supply, 1.8V output supply for reduced power
- **LVPECL and HSTL inputs**
- Low part-to-part skew (200ps max.)
- Low pin-to-pin skew (50ps max.)
- Triple-buffered output enable (OE)
- -40°C to +85°C temperature range
- Available in a 64-pin EPAD-TQFP

### **APPLICATIONS**

- High-performance PCs
- Workstations
- Parallel processor-based systems
- Other high-performance computing
- Communications

## LOGIC SYMBOL





Precision Edge<sup>®</sup>

#### DESCRIPTION

The SY89823L is a high-performance bus clock driver with 22 differential High-Speed Transceiver Logic (HSTL), 1.5V compatible output pairs. The device is designed for use in low-voltage (3.3V/1.8V) applications that require a large number of outputs to drive precisely aligned, ultra-low skew signals to their destination. The input is multiplexed from either HSTL or Low-Voltage Positive-Emitter-Coupled Logic (LVPECL) by the CLK\_SEL pin.

The Output Enable (OE) is synchronous and triple-buffered so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any potential of generating a runt clock pulse when the device is enabled/disabled, as can occur with an asynchronous control. The triple-buffering feature provides a three-clock delay from the time the OE input is asserted/de-asserted to when the clock appears at the outputs.

The SY89823L features low pin-to-pin skew (50ps max.) and low part-to-part skew (200ps max.), performance previously unachievable in a standard product having such a high number of outputs. The SY89823L is available in a single, space-saving package, enabling a lower overall cost solution.

All support documentation can be found on Micrel's web site at: www.micrel.com.


#### **TRUTH TABLE**

OE <sup>(1)</sup>	CLK_SEL	Q <sub>0</sub> -Q <sub>21</sub>	/Q <sub>0</sub> -/Q <sub>21</sub>
0	0	LOW	HIGH
0	1	LOW	HIGH
1	0	HSTL_CLK	/HSTL_CLK
1	1	LVPECL_CLK	/LVPECL_CLK

#### Note:

 The output enable (OE) signal is synchronized with the low level of the HSTL\_CLK and LVPECL\_CLK signal.


#### TYPICAL PERFORMANCE



Precision Edge is a registered trademark of Micrel, Inc.

Rev.: D Amendment: /0
Issue Date: September 2008

## **PACKAGE/ORDERING INFORMATION**



64-Pin EPAD-TQFP (H64-1)

# Ordering Information<sup>(1)</sup>

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY89823LHC	H64-1	Commercial	SY89823LHC	Sn-Pb
SY89823LHCTR <sup>(2)</sup>	H64-1	Commercial	SY89823LHC	Sn-Pb
SY89823LHZ <sup>(3)</sup>	H64-1	Commercial	SY89823LHZ with Pb-Free bar-line indicator	Pb-Free Matte-Sn
SY89823LHZTR <sup>(2, 3)</sup>	H64-1	Commercial	SY89823LHZ with Pb-Free bar-line indicator	Pb-Free Matte-Sn
SY89823LHI	H64-1	Industrial	ial SY89823LHI with Pb-Free bar-line indicator	
SY89823LHITR <sup>(2, 3)</sup>	H64-1	Industrial	SY89823LHI with Pb-Free bar-line indicator	Sn-Pb
SY89823LHY <sup>(3)</sup>	H64-1	Industrial	SY89823LHY with Pb-Free bar-line indicator	Pb-Free Matte-Sn
SY89823LHYTR <sup>(2, 3)</sup>	H64-1	Industrial	SY89823LHY with Pb-Free bar-line indicator	Pb-Free Matte-Sn

#### Notes:

- 1. Contact factory for die availability. Dice are guaranteed at T<sub>A</sub> = 25°C, DC electricals only.
- 2. Tape and Reel.
- 3. Pb-Free package recommended for new designs.

## PIN DESCRIPTION

Pin Number	Pin Name	Туре	Pin Function
5, 6	HSTL_CLK, /HSTL_CLK	HSTL Input	Differential clock input selected by CLK_SEL. Can be left floating if not selected. Floating input, if selected, produces an indeterminate output. HSTL input signal requires external termination $50\Omega$ to GND.
8, 9	LVPECL_CLK, /LVPECL_CLK	LVPECL Input	Differential clock input selected by CLK_SEL. Can be left floating. Floating input, if selected, produces a LOW at the output. Requires external termination. 75k $\Omega$ pull-up.
7	CLK_SEL	LVTTL Input	Selects HSTL_CLK input when LOW and LVPECL_CLK output when HIGH. 11k $\Omega$ pull-up. Default condition selects LVPECL_CLK if left open.
11	OE	LVTTL Input	Enable input synchronized internally to prevent glitching of the Q0-Q21 and /Q0-/Q21 outputs. Must be a minimum of three clock periods wide if synchronous with the CLK inputs and must meet the $t_{\rm S}$ and $t_{\rm H}$ requirements (refer to "AC Electrical Characteristics" section). If asynchronous, must be a minimum of four clock periods wide. $11k\Omega$ pull-up.
63, 61, 59, 57, 55, 53 51, 47, 45, 43, 41, 39 37, 35, 31, 29, 27 25, 23, 21, 19, 15	Q0-Q21	HSTL Output	Differential clock outputs from HSTL_CLK when CLK_SEL = LOW and LVPECL outputs when CLK_SEL = HIGH. HSTL outputs must be terminated with $50\Omega$ to GND. Q0–Q21 outputs are static LOW when OE = LOW. Unused output pairs may be left floating.
62, 60, 58, 56, 54, 52 50, 46, 44, 42, 40, 38 36, 34, 30, 28, 26 24, 22, 20, 18, 14	/Q0-/Q21	HSTL Output	Differential clock outputs from HSTL_CLK when CLK_SEL = LOW and LVPECL outputs when CLK_SEL = HIGH. HSTL outputs must be terminated with $50\Omega$ to GND. /Q0–/Q21 outputs are static HIGH when OE = LOW. Unused output pairs may be left floating.
4	VCCI	VCC Core	Core $V_{CC}$ connected to 3.3V supply. Bypass with $0.1\mu F$ in parallel with Power $0.01\mu F$ low ESR capacitors as close to $V_{CCI}$ pins as possible.
1, 16, 17, 32, 33, 48, 49, 64	VCCO	VCC Output Power	Output Buffer $V_{CC}$ connected to 1.8V supply. Bypass with 0.1 $\mu$ F in parallel with 0.01 $\mu$ F low ESR capacitors as close to $V_{CCO}$ pin as possible. All $V_{CCO}$ pins should be connected together on the PCB.
10	GND, Exposed Pad		Ground pin and exposed pad must be connected to the same ground plane.
2, 3, 12, 13	NC		No Connect.

## Absolute Maximum Ratings<sup>(1)</sup>

Supply Voltage (V <sub>IN</sub> )	–0.5V to V <sub>CCI</sub>
V <sub>CC</sub> Pin Potential to Ground Pin	
V <sub>CCI.</sub> V <sub>CCO</sub>	0.5V to +4.0V
DC Output Current, Output HIGH (I <sub>OUT</sub> )	–50mA
Lead Temperature (soldering, 20 sec.)	260°C
Storage Temperature (T <sub>S</sub> )	–65°C to +150°C

## Operating Ratings<sup>(2)</sup>

Supply Voltage	
V <sub>CCI</sub> +3.1	5V to +3.45V
V <sub>CCO</sub> +1	.6V to +2.0V
Ambient Temperature (T <sub>A</sub> ) –40	
Package Thermal Resistance <sup>(3)</sup>	
EPAD-TQFP $(\theta_{IA})$ with Die attach soldered	to GND
Still-Air	23°C/W
200lfpm	18°C/W
500lfpm	15°C/W
with Die attach NOT soldered to GND	
Still-Air	44°C/W
200lfpm	36°C/W
500lfpm	30°C/W
EPAD-TQFP $(\theta_{JC})$	4.3°C/W

## DC ELECTRICAL CHARACTERISTICS(4)

**Power Supply**  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>CCI</sub>	V <sub>CC</sub> Core		3.15	3.3	3.45	V
V <sub>CCO</sub>	V <sub>CC</sub> Output		1.6	1.8	2.0	V
I <sub>CCI</sub>	I <sub>CC</sub> Core	Max V <sub>CC</sub> , no load		115	170	mA

**HSTL**  $V_{CCI}$  = 3.3V  $\pm$  5%;  $V_{CCO}$  = 1.8V  $\pm$  10%;  $R_L$  = 50 $\Omega$  to GND;  $T_A$  = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
$V_{OH}$	Output HIGH Voltage		1.0	_	1.2	V
$V_{OL}$	Output LOW Voltage		0.2	_	0.4	V
$V_{IH}$	Input HIGH Voltage		V <sub>X</sub> +0.1	_	1.6	V
$V_{IL}$	Input LOW Voltage		-0.3	_	V <sub>X</sub> –0.1	V
$V_X$	Input Crossover Voltage		0.68	_	0.9	V
I <sub>IH</sub>	Input HIGH Current		+20	_	-350	μΑ
I <sub>IL</sub>	Input LOW Current		_	_	-500	μΑ

**LVPECL**  $V_{CCI}$  = 3.3V  $\pm$  5%;  $V_{CCO}$  = 1.8V  $\pm$  10%;  $T_A$  = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Max	Units
V <sub>IH</sub>	Input HIGH Voltage		V <sub>CCI</sub> – 1.165	V <sub>CCI</sub> - 0.880	V
$V_{IL}$	Input LOW Voltage		V <sub>CCI</sub> – 1.810	V <sub>CCI</sub> – 1.475	V
I <sub>IH</sub>	Input HIGH Current		_	+150	μΑ
I <sub>IL</sub>	Input LOW Current		0.5	_	μΑ

#### Notes:

- 1. Permanent device damage may occur if the ratings in the "Absolute Maximum Ratings" section are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
- 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- 3. Valid for 4-layer board.
- 4. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

## DC ELECTRICAL CHARACTERISTICS(5)

**LVCMOS/LVTTL**  $V_{CCI}$  = 3.3V  $\pm$  5%;  $V_{CCO}$  = 1.8V  $\pm$  10%;  $T_A$  = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>IH</sub>	Input HIGH Voltage		2.0			V
V <sub>IL</sub>	Input LOW Voltage		1	1	0.8	V
I <sub>IH</sub>	Input HIGH Current		+20	_	-250	μΑ
I <sub>IL</sub>	Input LOW Current		1	_	-600	μΑ

### AC ELECTRICAL CHARACTERISTICS(6)


 $V_{CCI} = 3.3V \pm 5\%$ ;  $V_{CCO} = 1.8V \pm 10\%$ ; All outputs loaded with  $50\Omega$  to GND;  $T_A = -40$ °C to +85°C, unless otherwise stated.

Symbol	Parameter		Condition	Min	Тур	Max	Units
f <sub>MAX</sub>	Maximum Operating Frequency		V <sub>OUT</sub> ≥ 450mV	500	_	_	MHz
t <sub>pd</sub>	Propagation Delay	CLK-to-Q	Note 7	0.8	_	1.3	ns
		SEL-to-Q	Note 7	0.8	1.2	1.7	ns
t <sub>SKEW</sub>	Within-Device Skew		Note 8	_	_	50	ps
t <sub>SKPP</sub>	Part-to-Part Skew		Note 9	_	_	200	ps
$V_{pp}$	Minimum Input Swing LVPECL_CLK		Note 10	600	_	_	mV
V <sub>CMR</sub>	Common Mode Range LVPECL_CLK		Note 11	-1.5	_	-0.4	V
t <sub>S</sub>	OE Set-Up Time		Note 12	1.0	_	_	ns
t <sub>H</sub>	OE Hold Time			0.5	_	_	ns
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time (20% – 80%)			300	_	700	ps
t <sub>JITTER</sub>	Cycle-to-Cycle Jitter		Note 13			1	ps <sub>RMS</sub>

#### Notes:


- 5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- 6. High-frequency AC-parameters are guaranteed by design and characterization.
- 7. Differential propagation delay is defined as the delay from the crossing point of the differential input signals to the crossing point of the differential output signals.
- 8. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device operating at the same voltage and temperature.
- 9. The part-to-part skew is defined as the absolute worst case difference between any two delay paths on any two devices operating at the same voltage and temperature.
- 10. The V<sub>PP</sub>(min) is defined as the minimum input differential voltage which will cause no increase in the propagation delay.
- 11. V<sub>CMR</sub> is defined as the range within which the V<sub>IH</sub> level may vary, with the device still meeting the propagation delay specification. The numbers in the table are referenced to V<sub>CCI</sub>. The V<sub>IL</sub> level must be such that the peak-to-peak voltage is less than 1.0V and greater than or equal to V<sub>PP</sub>(min). The lower end of the CMR range varies 1:1 with V<sub>CCI</sub>. The V<sub>CMR</sub>(min) will be fixed at 3.3V |V<sub>CMR</sub>(min)|.
- 12. OE set-up time is defined with respect to the rising edge of the clock. OE HIGH to LOW transition ensures outputs remain disabled during the next clock cycle. OE LOW-to-HIGH transition enables normal operation of the next input clock.
- 13. Cycle-to-cycle jitter definition: The variation of periods between adjacent cycles, T<sub>n</sub>-T<sub>n-1</sub> where T is the time between rising edges of the output signal.


### **TIMING DIAGRAMS**



#### Notes:


- 1. The OE input signal must be a minimum of 3 clock periods with width.
- 2. The internal enable is asserted and de-asserted on the falling edge of clock.
- 3. The internal enable occurs 2.5 clock cycles (plus the set-up time of OE with the rising edge of clock) after the rising edge of the external OE.
- 4. If OE does not meet the t<sub>S</sub> of t<sub>H</sub> specifications as in asynchronous applications, OE must be a minimum of 4 clock periods in width.







## **TYPICAL OPERATING CHARACTERISTICS**

 $\rm V_{CCI}$  = 3.6V,  $\rm V_{CCO}$  = 2.0V,  $\rm T_A$  = 25°C, unless otherwise stated.







## LVPECL/HSTL INPUTS




Figure 1. Simplified LVPECL Input Stage




Figure 2. Simplified HSTL Input Stage

### **HSTL OUTPUTS**




Figure 3. Output Driver Signal Levels (Single-Ended)






Figure 4. Output Driver Signal Levels (Differential)

## RELATED MICREL PRODUCTS AND SUPPORT DOCUMENTATION

Part Number	Function	Data Sheet Link
SY89809L	3.3V 1:9 High-Performance, Low-Voltage Bus Clock Driver	http://www.micrel.com/product-info/products/sy89809l.shtml
SY89808L	3.3V, 500MHz, 1:9 Differential HSTL (1.5V) Fanout Buffer Translator	http://www.micrel.com/product-info/products/sy89808l.shtml
	Exposed Pad Application Note	http://www.amkor.com/products/notes_papers/epad.pdf
HBW Solutions	New Products and Applications	http://www.micrel.com/product-info/products/solutions.shtml
MIC3775	750mA μCap Low-Voltage Low-Dropout Regulator	http://www.micrel.com/product-info/products/mic3775.shtml

### 64-PIN EPAD-TQFP (DIE UP) (H64-1)





PCB Thermal Consideration for 64-Pin EPAD-TQFP Package (Always solder or equivalent the exposed pad to the PCB)

#### **Package Notes:**

- 1. Package meets Level 2 qualification.
- 2. All parts are dry-packaged before shipment.
- 3. Exposed pads must be soldered to a ground for proper thermal management.

### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 944-0970 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use.

Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated.