

MOSFET – Power, Single N-Channel, Power33

25 V, 1.0 mΩ, 180 A

NTTFS1D2N02P1E

Features

- Small Footprint for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- DC-DC Converters
- Power Load Switch
- Notebook Battery Management


MAXIMUM RATINGS (T_J = 25 °C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	25	V
Gate-to-Source Voltage			V_{GS}	+16/–12	V
Continuous Drain		T _C = 25 °C	I _D	180	Α
Current R _{0JC} (Note 3)	Steady	T _C = 85 °C		130	
Power Dissipation $R_{\theta JC}$ (Note 3)	State	T _C = 25 °C	P _D	52	W
Continuous Drain		T _A = 25 °C	I _D	41	Α
Current R _{0JA} (Notes 1, 3)	Steady	T _A = 85 °C		29	
Power Dissipation R _{θJA} (Notes 1, 3)	State	T _A = 25 °C	P _D	2.7	W
Continuous Drain		T _A = 25 °C	I _D	23	Α
Current R _{0JA} (Notes 2, 3)	Steady	T _A = 85 °C		16	
Power Dissipation R _{θJA} (Notes 2, 3)	State	T _A = 25 °C	P _D	0.82	W
Pulsed Drain Current	$T_A = 25 ^{\circ}C, t_p = 10 \mu s$		I _{DM}	195	Α
Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 63.7 A) (Note 4)			E _{AS}	202	mJ
Operating Junction and Storage Temperature Range			T _J , T _{stg}	-55 to +150	°C
Lead Temperature Soldering Reflow for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Surface-mounted on FR4 board using a 1 in² pad size, 2 oz Cu pad.
- 2. Surface-mounted on FR4 board using minimum pad size, 2 oz Cu pad.
- 3. The entire application environment impacts the thermal resistance values shown. They are not constants and are only valid for the particular conditions noted. Actual continuous current will be limited by thermal & electro-mechanical application board design. R_{θCA} is determined by the user's board design.
- 4. 100% UIS tested at L = 0.1 mH, I_{AV} = 40 A.

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
25 V	1.0 m Ω @ 10 V	400.4
23 V	1.2 mΩ @ 4.5 V	180 A





PQFN8 (Power33) CASE 483AW



2EJN = Specific Device Code A = Assembly Location Y = Year

Y = Year
WW = Work Week
ZZ = Assembly Lot Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Case – Steady State (Note 1)	$R_{\theta JC}$	2.4	°C/W
Junction-to-Ambient – Steady State (Note 1)	$R_{\theta JA}$	47	
Junction-to-Ambient – Steady State (Note 2)	$R_{\theta JA}$	152	

ELECTRICAL CHARACTERISTICS (T_J = 25 °C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit	
OFF CHARACTERISTICS								
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V, } I_D =$	= 1 mA	25			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /	I _D = 1 mA, ref to 25 °C			16		mV/°C	
Zero Gate Voltage Drain Current	I _{DSS}	I_{DSS} $V_{GS} = 0 V$,	T _J = 25 °C			10		
		$V_{DS} = 20 \text{ V}$	T _J = 125 °C			100	μΑ	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} =				±100	±nA	
ON CHARACTERISTICS (Note 5)								
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$	934 μΑ	1.2		2.0	V	
Threshold Temperature Coefficient	V _{GS(TH)} /T _J	$I_D = 934 \mu\text{A}, \text{ref}$	to 25 °C		-4.4		mV/°C	
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 38 A		0.86	1.0	0	
		V _{GS} = 4.5 V	I _D = 35 A		1.05	1.2	mΩ	
Forward Transconductance	9FS	V _{DS} = 5 V, I _D :	= 38 A		224		S	
Gate Resistance	R_{G}	T _A = 25 °	С		0.5		Ω	
CHARGES & CAPACITANCES								
Input Capacitance	C _{ISS}				4040			
Output Capacitance	C _{OSS}	$V_{GS} = 0 \text{ V, } f = 1 \text{ MHz}$	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 13 V		1100		pF	
Reverse Capacitance	C _{RSS}				68			
Total Gate Charge	$Q_{G(TOT)}$	$V_{GS} = 4.5 \text{ V}, V_{DS} = 13 \text{ V}; I_D = 38 \text{ A}$ $V_{GS} = 10 \text{ V}, V_{DS} = 13 \text{ V}; I_D = 38 \text{ A}$			24		nC	
Threshold Gate Charge	Q _{G(TH)}				5.2			
Gate-to-Drain Charge	Q_{GD}				3.9			
Gate-to-Source Charge	Q _{GS}				9.8			
Total Gate Charge	Q _{G(TOT)}				54			
SWITCHING CHARACTERISTICS, V_{GS}	= 4.5 V (Note 5)							
Turn-On Delay Time	t _{d(ON)}				24.6			
Rise Time	t _r	$V_{GS} = 4.5 \text{ V}, V_{DI}$	₀ = 13 V,		13		ns	
Turn-Off Delay Time	t _{d(OFF)}	$I_D = 38 \text{ A}, R_G$	= 6 Ω		38.5			
Fall Time	t _f				9.8			
SWITCHING CHARACTERISTICS, V_{GS}	= 10 V (Note 5)							
Turn-On Delay Time	t _{d(ON)}				14.8			
Rise Time	t _r	$V_{GS} = 10 \text{ V}, V_{DD} = 13 \text{ V},$ $I_{D} = 38 \text{ A}, R_{G} = 6 \Omega$			4.2		ns	
Turn-Off Delay Time	t _{d(OFF)}				59			
Fall Time	t _f				7.9		1	
SOURCE-TO-DRAIN DIODE CHARACT	ERISTICS				•	•		
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V,	T _J = 25 °C		0.78	1.2	.,	
		I _S = 38 A	T _J = 125 °C		0.65			
Reverse Recovery Time	t _{RR}	Vcc = 0 V dl/dt -	100 A/us		38		ns	
Reverse Recovery Charge	Q_{RR}	$V_{GS} = 0 \text{ V, dI/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 38 \text{ A}$			25		nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 5. On-Resistance Variation with Temperature

T_J, JUNCTION TEMPERATURE (°C)

75

100

125

150 175

50

25

0

0.4 L -50

-25

Figure 6. Drain-to-Source Leakage Current vs. Voltage

V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)

17

13 15

0.01

5

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche

TYPICAL CHARACTERISTICS




Figure 13. transient Thermal impedance

ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NTTFS1D2N02P1E	2EJN	Power33 (Pb-Free)	3000 / Tape & Reel

[†] For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

REVISION HISTORY

Revision	Description of Changes	Date
2	Rebranded the Data Sheet to onsemi format.	10/17/2025

This document has undergone updates prior to the inclusion of this revision history table. The changes tracked here only reflect updates made on the noted approval dates.



Α

5

TOP VIEW

В



TERMINAL #1

INDEX AREA

(D/2 X E/2)

☐ aaa C

WDFN8 3.30x3.30x0.75, 0.65P CASE 483AW ISSUE B

DATE 22 MAR 2024


NOTES:

C

SEATING


PLANE

- 1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5-2018.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JEP95 SEC. 3 SPP-12. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD, EMBEDDED METAL OR MARKED FEATURE.
- COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- SEATING PLANE IS DEFINED BY THE TERMINALS. 'A1' IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.



aaa C


2X



BOTTOM VIEW

LAND PATTERN RECOMMENDATION

DETAIL A



*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DIM	MILLIMETERS			
5	MIN	NOM	MAX	
Α	0.70	0.75	0.80	
A1			0.05	
А3		0.20 REF	-	
b	0.27	0.32	0.37	
D	;	3.30 BSC	;	
D2	2.17	2.27	2.37	
Е	3.30 BSC			
E2	1.56	1.66	1.76	
е	0.65 BSC			
e1	1.95 BSC			
K	0.90			
L	0.30	0.40	0.50	
aaa	0.10			
bbb	0.10			
ccc	0.10			
ddd	0.05			
eee	0.05			

MILLIMETERS

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code A = Assembly Location

Y = Year

WW = Work Week

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13672G	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN8 3.30x3.30x0.75, 0.65P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales