

Chip Card & Security SLE 66CL180PE(M) Family

8/16-Bit High Security Dual Interface Controller For Contact based and Contactless Applications

ISO/IEC 7816 and 14443 Type B & A Compliant Interfaces Contactless interface acc. ISO/IEC 18092 passive mode (SONY FeliCa® communication interface)

with Linear Addressing Instruction Set For Large Memories in 0.22 µm CMOS Technology

92-Kbyte User ROM, 2304-byte RAM,18-Kbyte EEPROM112-Bit Dual Key DES Accelerator supporting DES, 3DES Algorithms

Preliminary SLE 66CL180PE(M) Family Short Product Information Ref.: SPI_SLE66CL180PE_091106.doc						
						This document contains preliminary information on a new product under development. Details are subject to change without notice.
Revision History: Current Version: 2010-03-23						
Previous I	Releases:					
Page	Subjects (changes since last revision)					

Important: Further information is confidential and on request. Please contact:

Infineon Technologies AG in Munich, Germany,

Chip Card & Security

Email: <u>security.chipcard.ics@infineon.com</u>

www.infineon.com/security

Published by Infineon Technologies AG, 81726 Munich, Germany © Infineon Technologies AG 2009 All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics. Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives world-wide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



8/16-Bit High Security Dual Interface Controller in 0.22 μm CMOS Technology for Contact and Contactless Operation with ISO/IEC 7816 and 14443 Type B & A Compliant Interfaces Contactless interface acc. ISO/IEC 18092 passive mode (SONY FeliCa® communication interface)

with MMU and Linear Addressing Instruction Set For Large Memories and optional MIFARE™ compatible emulation 92-Kbyte User ROM, 2304-byte RAM, 18-Kbyte EEPROM 112-Bit Dual Key DES Accelerator supporting DES, 3DES algorithm

General Features

- Enhanced low power non-standard architecture 8051 CPU with extended addressing modes for dual interface smart card and contactless applications
- Instruction set opcode compatible with standard 8051 processor with additional powerful instructions optimized for smart card application
- Execution time at least 6 times faster than standard 8051 processor at same external clock
- Additional enhanced instructions for direct physical memory access of >64-Kbyte
 - Typically saves up to 90 % code space and increases execution speed up to 80%
- 92-Kbyte User ROM for operating system and application (programs & data)
 - 256 bytes reserved ROM for Resource Management System (RMS) with Contactless optimized EEPROM write/erase routines
- 18-Kbyte Secure EEPROM in MicroSlim technology for application program and data
- MIFARE[™] compatible emulation
 - 4-Kbyte reserved in User ROM
 - 2-Kbyte reserved in EEPROM protected by RMS Firewall
- 2048-byte XRAM and 256-byte internal RAM for fast data processing
- Enhanced Memory Management Unit with application and user defined segment
- EEPROM voltage generated on chip

- Certified True Random Number Generator with firmware test function supporting AIS-31 requirements
- Dual Key Triple DES (DDES) Accelerator
- CC EAL5+ Certification planned according to BSI-PP-0002
- CRC Module according to ISO/IEC 3309 supporting CCIT V.41 & HDLC X25 with configurable initial values
- 16 Interrupt Vectors Module with 3 priority levels to ensure real time operation
- Internal clock controlled by PLL: up to 30MHz asynchronous clock frequency (optional use)
- Adjustable internal frequency according to available power or required performance
 - Increased internal frequency for maximum performance
 - Internal frequency adjusted to guarantee a given limited power consumption
- Two 16-bit Auto-reload Timers with interrupt capability for protocols, security checks & watch dog implementations
- Power saving sleep and clock stop modes
- Temperature range:

contact-based: -25°C to +85°C contact-less: -25°C to +70°C



Full operation either via Contact-based and/or Contactless interfaces controlled by Operating System enhances Security Level

Contact-based Interface

- Contact configuration and serial interface according to ISO/IEC 7816
- UART handling serial interface compliant with ISO/IEC 7816 supporting transmission protocols T=0/1 and up to Division Factor 8
- Supply voltage range:
 5V ± 10% (Class A)
 3V ± 10% (Class B)
 1.8V ± 10% (Class C) (on request)
- Current consumption < 10 mA @ 5.5 V
- External CPU clock frequency: 1 to 7.5 MHz
- Internal CPU clock frequency: up to 30 MHz
- ESD protection larger than 6 kV

Contactless Interface

- Interface according to ISO/IEC 14443 for both Type B and Type A
- Interface according to ISO/IEC 18092 passive mode Interface (SONY FeliCa®)
- Carrier frequency 13.56 MHz
- Data rate in both directions up to 848 Kbit/s in type B operation up to 848 Kbit/s in type A operation up to 424Kbit/s in FeliCa® operation
- Anticollision & Transmission Protocol supported by open source application notes for both Type B & A
- Flexible Internal CPU clock frequency: fully configurable from 1.7MHz up to 30 MHz
- 256 bytes buffer for contactless data exchange (FiFo circular architecture)
- Parallel operation of CPU, Peripherals like DES, CRC and Contactless Interface for high demanding applications.

MIFARE[™] compatible Interface

- Optionally 1-Kbyte emulation
- Operation controlled by RMS functions: same functionality and command set as given by the MIFARETM technology
- Support of multiple MIFARETM compliant interfaces on one controller
- Unique Identification number
- Personalisation also possible in Contact based mode secured by RMS functions

E²PROM Technology

- Byte wise EEPROM programming and read accesses
- Flexible page mode for 1 to 64 bytes write/erase operation
- 32 bytes security area including:
 - 16 bytes chip unique identification number
 - 16 bytes PROM area (OTP like)
- Fast personalisation mode =1.0 ms
- Typical Page Programming time of 2.2ms
- Enhanced ECC Module controlled by Operating System
- Platform prepared for flash-like erasing of up to 2-Kbyte EEPROM-segments
- Minimum of 500.000 Write/erase cycles
 @25°C per page
- Data retention for a minimum of 25 years @25°C
- EEPROM programming voltage generated on chip



Security Features

Operation state mechanism

- Low and high voltage sensors
- Internal voltage sensor
- Frequency sensors and filters
- Light sensor
- Glitch sensors
- Temperature sensor
- Life Test function for sensors
- Internal power-on reset sensor
- Active Shield with automatic and user controlled attack detection

Secure chip and firmware design

- Sparkling SFR encryption for DDES, ACE, RNG and CRC modules
- Security scrambled, dual rail pre-charge logic design & optimized chip layout against physical chip manipulation
- Bus Confusion
- Immediate internal RAM erase upon security reset detection
- Security Reset
- ROM code not visible due to implantation
- Mask dependant ROM code encrypted during production
- Chip unique encryption of the XRAM and EEPROM
- Flexible encryption of part or whole EEPROM by additional user-defined key
- Memory encryption/decryption module (MED) for XRAM, ROM and EEPROM against reverse engineering and power attacks
- 16 byte Unique Chip IDentification number for anti-clone countermeasure & secure tracking
- 16 bytes security PROM hardware protected (OTP like)

Anti Snooping

- Automatic randomization and smoothing of power profile
- Non standard dedicated Smart Card CPU Core
- HW-countermeasures against SEMA/DEMA, SPA/DPA, DFA and Timing Attacks
- Active Shield with automatic and user controlled attack detection

Targeted Evaluation

- CC EAL5+
- Visa Level 3
- CAST
- EMVCo

Memory Management and Protection Unit

- Addressable memory up to 16 Mbytes
- Separates OS (system mode) and Application (application mode) by usage of descriptors
- Enhanced multi-application support by 16 descriptors
- System routines called by interrupts
- Access Restrictions to peripherals in application mode controlled by OS
- Code execution from XRAM possible
- Secure start of the operating system ensured by certified <u>Self Test Software</u> (STS)
- Certified EEPROM programming routines (RMS)
- Enhanced Error Correction Unit (ECU)
- Certified True Random Number Generator including firmware test function supporting AIS-31 requirements.
- High Speed SPA/DPA resistant <u>Dual Key DES</u> (DDES) Accelerator



Application Support

- HW-& SW-Tools (Emulator, ROM Monitor, Simulator, Evaluation Kit Proximity (Contactless Reader package), SmartMask™ package, Simulated Reader Software, etc.)
- Open Source Application Notes Tutorial (e.g.: T=0, T=1, DES and 3DES, Crypto Library, Anticollision and Contactless Transmission Protocols for both Type B and A, Card Coil Design Guide, Card Coil Antenna Reference Design List, etc.)
- Certified CC EAL5+ Crypto Library
- Worldwide Application Engineer Team and customer dedicated Field Application Engineers
- Dedicated Team for Contactless Design-in support and Analysis
- Regular Customer trainings on Cryptography, Contactless and Dual interface controllers including ISO/IEC 14443 related topics
- On-site trainings available on request

Development Tools Overview

- Straight forward migration of existing tool chain for 66P towards 66PE family by firmware update
- Software Development Kit SDK CC
- ROM Monitor RM66P/PE-II with stand alone functionality for ROM mask qualification in the end user system
- Emulator ET66P/PE Hitex or ET66P/PE KSC
- Smart Mask™ Package for chip evaluation
- Smart Mask[™] Dual Interface modules M8.4 (supplied by Infineon) supporting both ISO/IEC 14443 Type B & A and ISO/IEC 7816 for implantation process testing and production setup
- Evaluation Kit Proximity (Contactless reader package)
- Reader Optimization Kit

Supported Standards

- ISO/IEC 7816
- EMV 2000
- MasterCard PayPass® M/Stripe and M/Chip
- Visa Wave® and MSD
- GSM 11.1x
- ETSI TS 102 221
- ISO/IEC 14443
- ISO/IEC 18092 (passive mode)
- ISO/IEC 3309
- CCIT v.41
- HDLC X25

Document References

- Confidential Data Book SLE 66CL(X)xxxPE(M)
- Confidential Instruction Set SLE 66CxxxPE(M)
- Confidential Quick Reference SLE 66CxxxPE(M)
- Chip Qualification report
- Chip delivery specification for wafer with chiplayout (die size, orientation, ...)
- Module specification containing description of package, etc.
- Module Qualification report



Cryptographic Timing Performances

Timing performances are independent of the contact or contactless interface.

Operation	Data Block Length	Encryption Time for an 8-byte Block including Data Transfer			
		5 MHz	15 MHz	30MHz	
High Speed and Secure 56-bit Single DES Encryption (incl. key loading)	64 bit	37 µs	12 µs	6 µs	
High Speed and Secure 56-bit Single DES Encryption	64 bit	23 µs	8 µs	4 μs	
High Speed and Secure 112-bit Triple DES Encryption (incl. key loading)	64 bit	60 µs	20 μs	10 µs	
High Speed and Secure 112-bit Triple DES Encryption	64 bit	35 µs	12 µs	6 µs	

Performance DDES Accelerator¹ Table 1

Ordering Information

Туре	Package	Voltage Range	Temperature Range	Frequency Range ² (external clock CB)	Frequency Range (internal clock)
SLE 66CL180PE(M) – MCC8	MCC8 ³	1.62 V	– 25°C	1 MHz	
SLE 66CL180PE(M) – M8.4	M8.4 ⁴	to	to	to	Up to 30MHz
SLE 66CL180PE(M) – C	Chip	5.5 V	+ 85°C	7.5 MHz	

Package Product Information⁵ Table 2

Preliminary values based on internal test results

External Contactless clock range according to ISO/IEC14443

Pure Contactless Module (MCC8): for standard thickness inlays (330μm)

Dual Interface Module (M8.4)

Outlanting Contactless (Contactless of the contactless of the cont

⁵ Ordering Codes are available on request



Pin Description and Pad Configuration




Figure 1 M8.4 Pin Configuration Wire-bonded Module (top view)




Figure 2 Pad Configuration (die)

Card Contact	Symbol	Function
C1	VDD	Supply voltage
C2	RST	Reset input
C3	CLK	Processor clock input
C5	GND	Ground
C7	I/O	Bi-directional data port
	LA	Coil connection pin LA
	LB	Coil connection pin LB

 Table 3
 Pin Definitions and Functions



Block Diagram Description




Figure 3 Block Diagram of SLE 66CL180PE(M)



General Description

The dual interface security controllers SLE 66CL180PE(M) belong to the family of the Infineon Technologies SLE 66CxxxPE high-end security controller family in 0.22 µm CMOS technology which are designed for contactless security systems that requires continuous ongoing improvements with the highest degree of protection against fraudulent attacks.

SLE 66CL180PE(M) is targeting dual interface and pure contactless smart card applications such as ID cards, banking, security access and transport.

SLE 66CL180PE(M) offers 92 Kbytes of User-ROM, 256 bytes internal RAM, 2 Kbytes XRAM and 18 Kbytes EEPROM, which can be used as data and as program memory. The non-volatile memory consists of high reliability cells to guarantee data integrity. This is especially important when the EEPROM is used as program memory.

It features ISO/IEC 14443 Type B contactless interfaces and Type A and ISO/IEC 7816 contact-based interface on a single chip that can be operated in parallel to answer the need of the upcoming mobile phones with a contactless interface. They also support symmetric algorithms, such like DES and 3DES, independently of the communication mode.

The CPU provides the high efficiency of the 8051 instruction set extended by additional powerful instructions with enhanced performance, memory sizes and security features tailored for contact and contactless smart card applications. Using the embedded PLL, the internal clock is adjustable up to 30 MHz independent from the carrier frequency of the magnetic field supplied by the contactless terminal.

The Memory Management Unit allows a secure separation of the operating system and the applications. Using the system/application mode, it allows to securely downloading applications in the field after card personalisation. Using the MMU transparent mode allows keeping the memory mapping for code compatibility to previous 66P Infineon security controller family member. These new features suit the requirements of the new generation of operating systems.

The UART supports the half-duplex transmission protocols T=0 and T=1 according to ISO/IEC 7816-3. All relevant transmission parameters can be adjusted by software, as e.g. the clock division factor, direct/inverse convention and the number of stop bits. To minimize the overall power consumption, the smart card controller can be set into sleep mode supporting clock stop mode.

Timers ease the implementation of advanced communication protocols such as T=CL (according to ISO/IEC 14443-4) and all other time critical processes for contactless communications. Both Timers features auto-reload mechanisms as well as their own dedicated interrupt vectors. Additional interrupts capability of the RF interface module allows real time operation of the pure contactless smart card with the contactless terminals.

SLE 66CL180PE(M) is able to communicate with any Proximity Card Device (PCD) defined in ISO/IEC 14443 such as the Infineon Evaluation Kit Proximity. The power supply and data are received by an antenna, which consists of a coil with a few turns directly connected to the IC. DES acceleration by a factor of more than 500 compared to software solutions in combination with the **high data transfer rate up to 848 Kbit/s keep the transaction times short. For more independence and flexibility, the controller offers the two modulation type B and type A according ISO/IEC 14443.**

The Anticollision and Contactless Transmission Protocol are supported by open source application notes for both Type B and A in order to offer a maximum flexibility to the Operating System. Both Contactless Communication protocol may be implemented in the Operating System while the final selection of the Type B or A is based upon the personalisation data of the contactless smart card. The communication type can also be changed during runtime in the field. Thus, SLE 66CL180PE(M) ensures a simplified handling of the ROM mask, high reactivity by a tailored personalisation during production of the contactless smart card in order to answer to the increasing market demand and applications.



SLE 66CL180PE(M) features a **new Resource Management System** (RMS_E) which **optimizes Contactless EEPROM** write/erase routines. EEPROM programming is enhanced over the entire communication distance compared to the standard RMS. Thus, the reduction of programming times and power consumption is ensured independently of the use of the contact or the contactless interface. The **CRC module** allows the easy generation of checksums according to ISO/IEC 3309 (16-Bit-CRC), thus it supports the two different CRC calculation required for ISO/IEC 14443 Type B and Type A. It additionally features an configurable initial value to avoid checksum computation re-starting from zero in the case interrupts requiring use of the CRC module are triggered. Therefore, data as well as program located in the EEPROM can be extra-secured by a CRC checksum enabling the Operating System to detect errors while downloading new application in the field.

To minimize the overall power consumption, the pure contactless smart card controller can be set into sleep mode.

The certified random number generator (RNG) is able to supply the CPU with true random numbers on all conditions. It allows creating session key used for authentication in open networks and enable secure downloading of new applications.

The **DDES module** supports symmetrical crypto algorithms according to the Data Encryption Standard in the Electronic Code Book Mode. It features two internal registers for storage of the two keys required for a Triple DES computation. Together with the fast contactless interface, it **offers high security and high speed for dual interface smart card applications**.

As an important feature, SLE 66CL180PE(M) provides a new and enhanced level of on-chip security, which fulfils the strong security requirements of a Common Criteria evaluation at an EAL5+ High level. Each security measure is designed to act as an integral part of the complete system in order to strengthen the system as a whole.

Thus, porting an **existing Operating System to SLE 66CL180PE(M) requires only very limited changes** as it is typically reduced to add the Contactless Library and the Contactless Optimized Resource Management System (RMS_E) to the existing Operating System.

SLE 66CL180PE(M) integrates outstanding memory sizes, additional peripherals in combination with enhanced performance and optimized power consumption on a minimized die size.

In conclusion, SLE 66CL180PE(M) fulfils the requirements of for both contact-based and contactless smart card applications such like ID cards, banking, security access and transport. The family concept offers to select the right product for a given application in terms of available memory and price.



Glossary

AES Advanced Encryption Standard

AIS-31 Functionality classes and evaluation methodology guidelines for physical random number

generators defined by the German Institute for the Security of the Information Technology.

Caches Cache memories are Random Access Memories that the CPU can access more quickly than it

can access regular RAM.

CLK Clock

CPU Central Processing Unit

CMOS Complementary Metal-Oxide Semiconductor, the technology used to manufacture most of

today's microchips.

CRT Chinese Remainder Theorem, computing technique

DES, 3DES
Data Encryption Standard
DSA
Digital Signature Algorithm
EAL 5+
Common Criteria Certification level

EC Elliptic Curves

EEPROM Electrically Erasable Programmable Read-Only Memory

ESD Electrostatic Discharge, release of static electricity that can damage a chip

Exponent Component of RSA key

F_4 Fermat Number F_4 , computing term.

GF(2^m) Galois Field: finite field of 2^m elements represented by polynomials with degree < m

GF(p) Galois Field, set of whole numbers less than prime number p

I/O Input/Output

ModulusComponent of RSA keyRAMRandom Access MemoryRISCReduced Instruction Set Computer

RNG, TRNG Random Number Generator, True Random Number Generator

ROM Read-Only Memory

RSA Rivest, Shamir and Adleman, inventors of the RSA cryptosystem

SHA-1 Secure Hash Algorithm revision 1

STS Self Test Software

T=0, T=1 Communication Protocols defined in ISO 7816 standard

UART Universal Asynchronous Receiver/Transmitter

Sales code name

