Fully Integrated xVCC and xVPP Switching

- xVPP Programmed Independent of xVCC
- 3.3-V, 5-V, and/or 12-V Power Distribution
- Low $r_{DS(on)}$ (60-m Ω xVCC Switch Typical)
- **Short Circuit and Thermal Protection**
- 150-μA (Maximum) Quiescent Current
- Standby Mode: 50-mA Current Limit (Typ)
- 12-V Supply Can Be Disabled
- 3.3-V Low-Voltage Mode
- Meets PC Card™ Standards
- **TTL-Logic Compatible Inputs**
- Available in 30-Pin SSOP (DB) and 32-Pin **TSSOP (DAP) Packages**
- **Break-Before-Make Switching**
- Internal Power-On Reset

description

The TPS2216 PC Card power-interface switch provides an integrated power-management solution for two PC Cards. All of the discrete power MOSFETs, a logic section, current limiting, and thermal protection for PC Card control are combined on a single integrated circuit. This device allows the distribution of 3.3-V. 5-V. and/ or 12-V power to the card. The current-limiting feature eliminates the need for fuses. Currentlimit reporting can help the user isolate a system fault.

The TPS2216 features a 3.3-V low-voltage mode that allows for 3.3-V switching without the need for 5-V power. This feature facilitates low-power system designs such as sleep modes where only 3.3 V is available. This device also has the ability to program the xVPP outputs independent of the xVCC outputs. A standby mode that changes all output-current limits to 50 mA (typical) has been incorporated.

DAP PACKAGET (TOP VIEW)

5V 🗀	10	32	5V
5V 🖂	2	31	□□ NC
NC	3	30	MODE
DATA 🖂	4	29	□□ NC
CLOCK 🖂	5	28	□□ NC
LATCH \Box	6	27	□□ NC
RESET 🖂	7	26	□□ NC
12V 🖂	8	25	□□ 12V
AVPP 🖂	9	24	□□ BVPP
AVCC 🖂	10	23	□□ BVCC
AVCC	11	22	□□ BVCC
AVCC 🖂	12	21	□□ BVCC
GND □□	13	20	\square oc
RESET 🗆	14	19	□□ STBY
NC \square	15	18	□□ 3.3V
3.3V 🖂	16	17	□□ 3.3V

DB PACKAGET (TOP VIEW)

5V 🖂	10	30	5V
5V 🖂	2	29	MODE
DATA	3	28	□□ NC
CLOCK	4	27	□□ NC
LATCH	5	26	□□ NC
RESET 🗆	6	25	
12V 🖂	7	24	12V
AVPP 🗆	8	23	□□ BVPP
AVCC	9	22	□□ BVCC
AVCC 🗆	10	21	□□ BVCC
AVCC	11	20	□□ BVCC
GND □□	12	19	□□ STBY
NC 🗀	13	18	$\longrightarrow \overline{oc}$
RESET 📖	14	17	□□ 3.3V
3.3V 🗀	15	16	□□ 3.3V
		_	l

[†]The TPS2216 is identical to the TPS2214 in all respects except packaging and pin assignments.

NC - No internal connection

End-equipment applications for the TPS2216 include: notebook computers, desktop computers, personal digital assistants (PDAs), digital cameras, and bar-code scanners.

The TPS2216 is backward-compatible with the TPS2202A and TPS2206.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PC Card is a trademark of PCMCIA (Personal Computer Memory Card International Association)



TPS2216

DUAL-SLOT PC CARD POWER-INTERFACE SWITCH FOR SERIAL PCMCIA CONTROLLERS SLVS179D - MARCH 1999 - REVISED JUNE 2000

AVAILABLE OPTIONS

	PACKAGED DEVICES†			
TJ	PLASTIC SMALL OUTLINE (DB)	PowerPAD PLASTIC SMALL OUTLINE™ (DAP)		
-40°C to 125°C	TPS2216DB(R)	TPS2216DAP(R)		

[†] The DB and DAP packages are available in tubes and left-end taped and reeled. Add R suffix to device type (e.g., TPS2216DBR) for taped and reeled.


Terminal Functions

TERMINAL				
NAME	N	O.	I/O	DESCRIPTION
NAME	DB	DAP		
3.3V	15, 16, 17	16, 17, 18	I	3.3-V input for card power and/or chip power if 5 V is not present
5V	1, 2, 30	1, 2, 32	1	5-V input for card power and/or chip power
12V	7, 24	8, 25	I	12-V V _{pp} input card power
AVCC	9, 10, 11	10, 11, 12	0	VCC output: 3.3-V, 5-V, GND or high impedance to card
AVPP	8	9	0	VPP output: 3.3-V, 5-V, 12-V, GND or high impedance to card
BVCC	20, 21, 22	21, 22, 23	0	VCC output: 3.3-V, 5-V, GND or high impedance to card
BVPP	23	24	0	VPP output: 3.3-V, 5-V, 12-V, GND or high impedance to card
GND	12	13		Ground
MODE	29	30	I	TPS2206 operation when floating or pulled low; must be pulled high externally for TPS2216 operation. MODE is internally pulled low with a 150-k Ω pulldown resistor.
OC	18	20	0	Logic-level output that goes low when an overcurrent or overtemperature condition exists.
RESET	6	7	I	Logic-level reset input active high. Do not connect if $\overline{\text{RESET}}$ pin is used. RESET is internally pulled low with a 150-k Ω pulldown resistor.
RESET	14	14	I	Logic-level reset input active low. Do not connect if RESET pin is used. The pin is internally pulled high with a 150-k Ω pullup resistor.
STBY	19	19	I	Logic-level active low input sets the TPS2216 to standby mode and sets all current limits to 50 mA. The pin is internally pulled high with a 150-k Ω pullup resistor.
CLOCK	4	5	I	Logic-level clock for serial data word
DATA	3	4	I	Logic-level serial data word
LATCH	5	6	I	Logic-level latch for serial data word
NC	13, 25, 26, 27, 28	3, 15, 26, 27, 28, 29, 31		No internal connection

PowerPAD is a trademark of Texas Instruments Incorporated.



functional block diagram (pin numbers refer to DB package)



† Both 12V pins must be connected together.



TPS2216 DUAL-SLOT PC CARD POWER-INTERFACE SWITCH FOR SERIAL PCMCIA CONTROLLERS

SLVS179D - MARCH 1999 - REVISED JUNE 2000

absolute maximum ratings over operating virtual free-air temperature (unless otherwise noted)

Input voltage range for card power: V _{I(3.3V)}	0.3 V to 6 V
V _{I(5V)}	0.3 V to 6 V
	0.3 V to 14 V
Logic input voltage	
Output voltage range: V _{O(xVCC)}	0.3 V to 6 V
	0.3 V to 14 V
Continuous total power dissipation	See Dissipation Rating Table
Output current: I _{O(xVCC)}	Internally limited
I _{O(xVPP)}	
Operating virtual junction temperature range, T _J	
Storage temperature range, T _{stq}	–55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR‡ ABOVE T _A = 25°C	- A	
DB	1095 mW	10.99 mW/°C	602 mW	438 mW
DAP	4255 mW	42.55 mW/°C	2340 mW	1702 mW

[‡]These devices are mounted on an JEDEC low-k board (2 oz. traces on surface), 1-W power applied.

recommended operating conditions

		MIN	MAX	UNIT
	V _I (3.3V)	2.7	5.25	V
Input voltage, V _I	V _I (5V)	2.7	5.25	V
	V _{I(12V)}	2.7	13.5	V
Outract comment 1	$I_{O(VCC)}$ at $T_A = 70^{\circ}C$		1	Α
Output current, IO	$I_{O(VPP)}$ at $T_A = 70^{\circ}C$		200	mA
Clock frequency			2.5	MHz
	Data	200		
Pulse duration	Latch	250		ns
	Clock	100		
Data hold time§	•	100		ns
Data setup time§		100		ns
Latch delay time§		100		ns
Clock delay time§		250		ns
Operating virtual june	tion temperature, T _J	-40	125	°C

[§] Refer to Figures 2 and 3.



electrical characteristics, T_J = 25°C, $V_{I(5V)}$ = 5 V, $V_{I(3.3V)}$ = 3.3 V, $V_{I(12V)}$ = 12 V, \overline{STBY} floating, all outputs unloaded (unless otherwise noted)

power switch

PARAMETER			TEST CONDITION	ONS	MIN	TYP	MAX	UNIT			
				$T_J = 25^{\circ}C$,	I _O = 1 A			60	85		
		3.3 V to xVCC, with one		$T_J = 125^{\circ}C$,	I _O = 1 A			90	120		
		switch on		$T_J = 25^{\circ}C$,	$V_{I(5V)} = 0$,	I _O = 1 A		65	85		
				$T_{J} = 125^{\circ}C$,	$V_{I(5V)} = 0$,	I _O = 1 A		90	130		
		5 V to xVCC, with o	one	T _J = 25°C,	I _O = 1 A			60	85		
		switch on		T _J = 125°C,	I _O = 1 A			90	120	mΩ	
				$T_J = 25^{\circ}C$,	I _O = 1 A each			65	105	11152	
		3.3 V to xVCC, with	n two	T _J = 125°C,	I _O = 1 A each			95	140		
	Switch	switches on		T _J = 25°C,	$V_{I(5V)} = 0$,	I _O = 1 A each		70	105		
	resistance†			T _J = 125°C,	$V_{I(5V)} = 0,$	I _O = 1 A each		100	140		
		5 V to xVCC, with t	two	$T_J = 25^{\circ}C$,	I _O = 1 A each			70	105		
		switches on		T _J = 125°C,	I _O = 1 A each			100	140		
		3.3 V/5 V/12 V to x	VDD	T _J = 25°C,	$I_O = 50 \text{ mA}$			0.7	1		
		3.3 V/3 V/12 V to X	VFF	T _J = 125°C,	$I_O = 50 \text{ mA}$			1.4	2.5		
		3.3 V/5 V to xVCC		T _J = 25°C,	STBY = low,	IO = 30 mA		1.4	2	Ω	
		3.3 V/5 V 10 XVCC		T _J = 125°C,	STBY = low,	IO = 30 mA		2	3	\$2	
		3.3 V/5 V/12 V to x	VDD	$T_J = 25^{\circ}C$,	$\overline{STBY} = low,$	$I_O = 30 \text{ mA}$		5	7		
		3.3 V/5 V/12 V to X	VPP	T _J = 125°C,	STBY = low,	IO = 30 mA		10	16		
	Clamp low	V _O (xVCC)		IO(xVCC) at	10 mA, After res	et		0.275	0.8	V	
	voltage	V _{O(xVPP)}		IO(xVPP) at 1	10 mA, After rese	et		0.275	0.8	V	
		IO(xVCC) High-impedance		T _J = 25°C				1	10		
l	Lookogo ourront	state		T _J = 125°C				2	50	^	
likg	Leakage current	IO(xVPP) High-imp	edance	T _J = 25°C				1	10	μΑ	
		state		T _J = 125°C				2	50		
		I _{O(xVCC)}		T. 95°C a	statet naturared in	to a chart to CND	1		2.2	Α	
	Short-circuit	I _{O(xVPP)}		T _J = 85°C, output powered into a short to GND		250		500	mA		
los	output current	Standby mode IO()	xVCC)	T _J = 85°C,			35	50	65		
	limit [†]	Standby mode I _{O(x}			ed into a short to	o GND,	30	50	60	mA	
		`	XVPP)	STBY = 0 V			30		00		
	Current limit response time‡	xVCC switch		100-mΩ short	t circuit			100		μs	
	response une+	xVPP switch	1					16	0		
			I _I (3.3V)	1,,	.,	,		0.01	2		
		Normal operation	I _{I(5V)}	VO(xVCC) =	VO(xVPP) = 5	/		100	120	μΑ	
		and in reset	I _I (12V)					6	10	<u> </u>	
I Input current§	mode	I(3.3V)	$V_{I(5V)} = 0,$	VO(xVCC) =	: 3.3 V,		100	120			
Ц	input currents		I _I (5V)	VO(xVPP) = 1	12 V			22	20	μΑ	
			I _I (12V)						30		
		I(3.3V)		1,,		11: 7			1		
		Shutdown mode I _{I(5V)}		$V_{O(xVCC)} = Hi-Z, V_{O(xVPP)} = Hi-Z$		p) = HI-∠			1	μΑ	
		Trip point T	I _{I(12V)}					455	1		
	Thermal	Trip point, TJ		-				155		°C	
	shutdown [‡]	Hysteresis						10			

[†] Pulse-testing techniques maintain junction temperature close to ambient temperature (250-µs-wide pulse, less than 0.5% duty cycle); thermal effects must be taken into account separately.

NOTE: $V_{I(3.3V)}$ or $V_{I(5V)}$ must be biased for switches to function.



[‡] Specified by design, not tested in production.

[§] Input currents do not include logic input currents (presented in electrical characteristics for logic section); clock is inactive.

TPS2216 DUAL-SLOT PC CARD POWER-INTERFACE SWITCH FOR SERIAL PCMCIA CONTROLLERS SLVS179D - MARCH 1999 - REVISED JUNE 2000

logic section (CLOCK, DATA, LATCH, MODE, RESET, RESET, STBY, OC)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		$V_{I(RESET)} = 5 \text{ V or } V_{I(RESET)} = 0 \text{ V}$		30	50		
Logic input current	I(RESET) or I(RESET)	$V_{I(RESET)} = 0 \text{ V or } V_{I(RESET)} = 5 \text{ V}$			1		
	t	VI(MODE) = 5 V		30	50		
	I(MODE) [†]	VI(MODE) = 0 V			1	μΑ	
	I _I (STBY)†	V _I (STBY) = 5 V			1		
		$V_{I}(\overline{STBY}) = 0 V$		30	50		
	I(CLOCK) or I(DATA) or I(LATCH)				1		
Logic input bigh love	1	V _{I(5V)} = 5 V	2			V	
Logic input high leve	I	V _{I(5V)} = 0 V	2			٧	
Logic input low level					0.8	V	
Logio output bigh lou		$V_{I(5V)} = 5 \text{ V}, \qquad I_{O} = 1 \text{ mA}$	V _{I(5V)} -0.4			V	
Logic output high level, OC		$V_{I(5V)} = 0 V$, $I_{O} = 1 \text{ mA}$	V _{I(3.3V)} -0.4			٧	
Logic output low leve	el, OC	I _O = 1 mA			0.4	V	

[†] RESET and MODE have internal 150-k Ω pulldown resistors; RESET and STBY have internal 150-k Ω pullup resistors.



switching characteristics

	PARAMETER†	LOAD CONDITION†	TEST CONDITION	ıst	MIN TYP	MAX	UNIT
		$C_{L(xVCC)} = 0.1 \mu F,$ $C_{L(xVPP)} = 0.1 \mu F,$	V _{O(x} VCC)		1		
	_	$ \begin{aligned} IO(xVCC) &= 0\$, \\ IO(xVPP) &= 0\$ \end{aligned} $	V _{O(x} VPP)		0.8		
t _r	t _r Output rise times [‡]	C _L (xVCC) = 150 μF, C _L (xVPP) = 10 μF,	V _{O(x} VCC)		1.2		ms
		$I_{O(xVCC)} = 1 \text{ A,}$ $I_{O(xVPP)} = 50 \text{ mA}$	V _{O(x} VPP)		2.5		
		C _L (xVCC) = 0.1 μF, C _L (xVPP) = 0.1 μF,	VO(xVCC)		0.01		
	Outsid fall throat	$I_{O(xVCC)} = 0\S,$ $I_{O(xVPP)} = 0\S$	V _{O(xVPP)}		0.01		
t _f	Output fall times‡	$C_{L(xVCC)} = 150 \mu F,$ $C_{L(xVPP)} = 10 \mu F,$	VO(xVCC)		3		ms
		$I_{O(xVCC)} = 1 \text{ A},$ $I_{O(xVPP)} = 50 \text{ mA}$	V _{O(xVPP)}		8		
			Latah to vVDD (42.)	tpd(on)	3		
			Latch↑ to xVPP (12 V)	tpd(off)	25		
				tpd(on)	0.6		
			Latch↑ to xVPP (5 V)	tpd(off)	8.5		
		$C_{L(xVCC)} = 0.1 \mu F,$ $C_{L(xVPP)} = 0.1 \mu F,$ $I_{O(xVCC)} = 0$ §,	Latch↑ to xVPP (3.3 V), V _I (5V) = 5 V	tpd(on)	0.6		
				tpd(off)	9		
			Latch↑ to xVPP (3.3 V), $V_{I(5V)} = 0 \text{ V}$	t _{pd} (on)	1.4		
				t _{pd(off)}	9		
		IO(XVPP) = 0§	Latch↑ to xVCC (5 V)	t _{pd} (on)	0.3		
				tpd(off)	15		
			Latch↑ to xVCC (3.3 V),	tpd(on)	0.2		
			$V_{1(5V)} = 5 V$	tpd(off)	15		
			Latch↑ to xVCC (3.3 V),	tpd(on)	0.4		
			$V_{I(5V)} = 0 V$	tpd(off)	15		
tpd	Propagation delay‡			tpd(on)	4.5		ms
			Latch↑ to xVPP (12 V)	tpd(off)	13		
				tpd(on)	3.3		
			Latch↑ to xVPP (5 V)	tpd(off)	8		
			Latch↑ to xVPP (3.3 V),	tpd(on)	3		
			$V_{I(5V)} = 5 V$	tpd(off)	9		
		$C_{L(xVCC)} = 150 \mu F,$ $C_{L(xVPP)} = 10 \mu F,$	Latch↑ to xVPP (3.3 V),	tpd(on)	3		
		$I_{O(xVCC)} = 1 A,$	$V_{I(5V)} = 0 V$	tpd(off)	9		
		$I_{O(xVPP)} = 50 \text{ mA}$		tpd(on)	1		
			Latch↑ to xVCC (5 V)	tpd(off)	12		
			Latch to v//CC (2.2.\/)	tpd(on)	0.6		
			Latch \uparrow to xVCC (3.3 V), $V_{I(5V)} = 5 \text{ V}$	tpd(off)	12		
			· /	tpd(on)	1		
			Latch \uparrow to xVCC (3.3 V), V _I (5V) = 0 V	tpd(off)	12		

[†] Refer to Parameter Measurement Information

[§] No card inserted, assumes 0.1- μF recommended output capacitor (see Figure 34).



[‡] Specified by design: not tested in production.

PARAMETER MEASUREMENT INFORMATION





Figure 1. Test Circuits and Voltage Waveforms

VOLTAGE WAVEFORMS




PARAMETER MEASUREMENT INFORMATION



NOTE: Data is clocked in on the positive edge of the clock. The positive edge of the latch signal should occur before the next positive edge of the clock. For definition of D0 to D10, see the control logic table.

Figure 2. Serial-Interface Timing for Independent xVPP Switching When MODE = 5 V or 3.3 V



NOTE: Data is clocked in on the positive edge of the clock. The positive edge of the latch signal should occur before the next positive edge of the clock. For definition of D0 to D8, see the control logic table.


Figure 3. Serial-Interface Timing When MODE = 0 V or Floating

Table of Timing Diagrams†

	FIGURE
Short-circuit current response, short applied to powered-on 5-V xVCC switch output	4
Short-circuit current response, short applied to powered-on 12-V xVPP switch output	5
OC response with ramped load on 5-V xVCC switch output	6
OC response with ramped load on 12-V xVPP switch output	7

† Timing tests are conducted at free-air temperature, $V_{I(5V)} = 5 \text{ V}$, $V_{I(3.3V)} = 3.3 \text{ V}$, $V_{I(12V)} = 12 \text{ V}$, $C_L = 0.1 \mu\text{F}$ on each output, $\overline{\text{STBY}}$ floating.


PARAMETER MEASUREMENT INFORMATION



V_{O(OC)} 5 V/div IO(VPP) 5 A/div 0 200 400 600 800 1000 $\textbf{t-Time}-\mu\textbf{s}$

Figure 4. Short-Circuit Response, Short Applied to Powered-on 5-V xVCC-Switch Output

Figure 5. Short-Circuit Response, Short Applied to Powered-on 12-V xVPP-Switch Output






Figure 6. OC Response With Ramped Load on 5-V xVCC-Switch Output


Figure 7. OC Response With Ramped Load on 12-V xVPP-Switch Output


Table of Graphs

			FIGURE
tpd(on)	Turnon propagation delay time, 3.3-V xVCC switch	vs Load capacitance	8
tpd(off)	Turnoff propagation delay time, 3.3-V xVCC switch	vs Load capacitance	9
tpd(on)	Turnon propagation delay time, 5-V xVCC switch	vs Load capacitance	10
tpd(off)	Turnoff propagation delay time, 5-V xVCC switch	vs Load capacitance	11
tpd(on)	Turnon propagation delay time, 12-V xVPP switch	vs Load capacitance	12
tpd(off)	Turnoff propagation delay time, 12-V xVPP switch	vs Load capacitance	13
t _r	Rise time, 3.3-V xVCC switch	vs Load capacitance	14
t _f	Fall time, 3.3-V xVCC switch	vs Load capacitance	15
t _r	Rise time, 5-V xVCC switch	vs Load capacitance	16
t _f	Fall time, 5-V xVCC switch	vs Load capacitance	17
t _r	Rise time, 12-V xVPP switch	vs Load capacitance	18
t _f	Fall time, 12-V xVPP switch	vs Load capacitance	19
•	Input current at VO(xVCC) = VO(xVPP) =3.3 V	vs Junction temperature	20
l _l	Input current at VO(xVCC) = VO(xVPP) =5 V	vs Junction temperature	21
	Input current at VO(xVCC) = 5 V, VO(xVPP) =12 V	vs Junction temperature	22
	Static drain-source on-state resistance, 3.3-V xVCC switch (V _{I(5V)} =0)	vs Junction temperature	23
_	Static drain-source on-state resistance, 3.3-V xVCC switch	vs Junction temperature	24
rDS(on)	Static drain-source on-state resistance, 5-V xVCC switch	vs Junction temperature	25
	Static drain-source on-state resistance, 12-V xVPP switch	vs Junction temperature	26
	DC input-to-output voltage (drop), 3.3-V xVCC switch (V _{I(5V)} =0)	vs Load current	27
VIO(xVCC)	DC input-to-output voltage (drop), 3.3-V xVCC switch	vs Load current	28
, ,	DC input-to-output voltage (drop), 5-V xVCC switch	vs Load current	29
V _{IO(xVPP)}	DC input-to-output voltage (drop), 12-V xVPP switch	vs Load current	30
	Short-circuit current limit, 3.3-V xVCC switch	vs Junction temperature	31
OS	Short-circuit current limit, 5-V xVCC switch	vs Junction temperature	32
	Short-circuit current limit, 12-V xVPP switch	vs Junction temperature	33


NOTE: Electrical characteristics tests are conducted at $V_{I(5V)} = 5 \text{ V}$, $V_{I(3.3V)} = 3.3 \text{ V}$, $V_{I(12V)} = 12 \text{ V}$, $C_L = 0.1 \mu F$ on each output, \overline{STBY} floating (unless otherwise noted on Figures).












TURNOFF PROPAGATION DELAY TIME, 5-V xVCC SWITCH






TURNON PROPAGATION DELAY TIME, 12-V xVPP SWITCH VS LOAD CAPACITANCE T_J = 125°C T_J = 85°C T_J = 0°C T_J = 25°C

t pd(on) - Turn-on Propagation Delay Time - ms

1

0 ∟ 0.1

TURNOFF PROPAGATION DELAY TIME dc, 12-V xVPP SWITCH






Figure 12


10

C_L - Load Capacitance - μF

dc Load = 50 mA

1000

100



FALL TIME, 3.3-V xVCC SWITCH




Figure 15






Figure 16



FALL TIME, 5-V xVCC SWITCH LOAD CAPACITANCE 3.5 3 T_J = 125°C - Fall Time - ms 2.5 $T_J = 0^{\circ}C$ T_J = 85°C 2 T_J = −40°C T_J = 25°C 1.5 1 0.5 dc Load = 1 A 0 100 1000 0.1 C_L - Load Capacitance - µF

Figure 17





10

0

-50

-10





Figure 20



T_J – Junction Temperature – °C

Figure 22

INPUT CURRENT AT $V_{I(xVCC)} = V_{I(xVPP)} = 5 V$ JUNCTION TEMPERATURE 120 110 I₁(5V) 100 90 80 I - Input Current - µA 70 60 50 40 30 20 I_I(12V)

Figure 21


STATIC DRAIN-SOURCE ON-STATE RESISTANCE, 3.3-V xVCC SWITCH

I₁(3.3V)


T_J - Junction Temperature - °C

100


150




STATIC DRAIN-SOURCE ON-STATE RESISTANCE, 3.3-V xVCC SWITCH




STATIC DRAIN-SOURCE ON-STATE RESISTANCE, 5-V xVCC SWITCH



STATIC DRAIN-SOURCE ON-STATE RESISTANCE, 12-V xVPP SWITCH




DC INPUT-TO-OUTPUT VOLTAGE (DROP), 3.3-V xVCC SWITCH







DC INPUT-TO-OUTPUT VOLTAGE (DROP), 3.3-V xVCC SWITCH




DC INPUT-TO-OUTPUT VOLTAGE (DROP), 5-V xVCC SWITCH



DC INPUT-TO-OUTPUT VOLTAGE (DROP), 12-V xVPP SWITCH





SHORT-CIRCUIT CURRENT LIMIT, 3.3-V xVCC SWITCH





TYPICAL CHARACTERISTICS





APPLICATION INFORMATION

overview

PC Cards were initially introduced as a means to add EEPROM (flash memory) to portable computers with limited onboard memory. The idea of add-in cards quickly took hold; modems, wireless LANs, Global Positioning Satellite System (GPS), multimedia, and hard-disk versions were soon available. As the number of PC Card applications grew, the engineering community quickly recognized the need for a standard to ensure compatibility across platforms. To this end, the PCMCIA (Personal Computer Memory Card International Association), comprising members from leading computer, software, PC Card, and semiconductor manufacturers, was established. One key goal was to realize the plug-and-play concept. Cards and hosts from different vendors should be compatible or able to communicate with one another transparently.

PC Card power specification

System compatibility also means power compatibility. The most current set of specifications (PC Card Standard) set forth by the PCMCIA committee states that power is to be transferred between the host and the card through eight of the 68 terminals of the PC Card connector. This power interface consists of two V_{CC} , two V_{pp} , and four ground terminals. Multiple V_{CC} and ground terminals minimize connector terminal and line resistance. The two V_{pp} terminals were originally specified as separate signals, but are commonly tied together in the host to form a single node to minimize voltage losses. Card primary power is supplied through the V_{CC} terminals; flash-memory programming and erase voltage is supplied through the V_{DD} terminals.



APPLICATION INFORMATION

designing for voltage regulation

The current PCMCIA specification for output voltage regulation, $V_{O(reg)}$, of the 5-V output is 5% (250 mV). In a typical PC power-system design, the power supply has an output-voltage regulation, $V_{PS(reg)}$, of 2% (100 mV). Also, a voltage drop from the power supply to the PC Card will result from resistive losses, V_{PCB} , in the PCB traces and the PCMCIA connector. A typical design would limit the total of these resistive losses to less than 1% (50 mV) of the output voltage. Therefore, the allowable voltage drop, V_{DS} , for the TPS2216 would be the PCMCIA voltage regulation less the power supply regulation and less the PCB and connector resistive drops:

$$V_{DS} = V_{O(reg)} - V_{PS(reg)} - V_{PCB}$$

Typically, this would leave 100 mV for the allowable voltage drop across the 5-V switch. The specification for output voltage regulation of the 3.3-V output is 300 mV; so, using the same equation by deducting the voltage drop percentages (2%) for power-supply regulation and PCB resistive loss (1%), the allowable voltage drop for the 3.3-V switch is 200 mV. The voltage drop is the output current multiplied by the switch resistance of the TPS2216. Therefore, the maximum output current, I_O max, that can be delivered to the PC Card in regulation is the allowable voltage drop across the IC, divided by the output-switch resistance.

$$I_{O}$$
max = $\frac{V_{DS}}{r_{DS(on)}}$

The xVCC outputs can deliver 1 A continuously at 5 V and 3.3 V within regulation over the operating temperature range. The xVPP outputs of the IC can deliver 200 mA continuously.

overcurrent and overtemperature protection

PC Cards are inherently subject to damage that can result from mishandling. Host systems require protection against short-circuited cards that could lead to power-supply or PCB trace damage. Even systems robust enough to withstand a short circuit would still undergo rapid battery discharge into the damaged PC Card, resulting in the rather sudden and unacceptable loss of system power. Most hosts include fuses for protection. However, the reliability of fused systems is poor, as blown fuses require troubleshooting and repair, usually by the manufacturer.

The TPS2216 takes a two-pronged approach to overcurrent protection, which is designed to activate if an output is shorted or when an overcurrent condition is present when switches are powered up. First, instead of fuses, sense FETs monitor each of the xVCC and xVPP power outputs. Unlike sense resistors or polyfuses, these FETs do not add to the series resistance of the switch; therefore voltage and power losses are reduced. Overcurrent sensing is applied to each output separately. Excessive current generates an error signal that limits the output current of only the affected output, preventing damage to the host. Each xVCC output overcurrent limits from 1 A to 2.2 A, typically around 1.6 A; the xVPP outputs limit from 250 mA to 500 mA, typically around 375 mA.

Second, when an overcurrent condition is detected, the TPS2216 asserts an active low \overline{OC} signal that can be monitored by the microprocessor or controller to initiate diagnostics and/or send the user a warning message. In the event that an overcurrent condition persists, causing the IC to exceed its maximum junction temperature, thermal-protection circuitry activates. This shuts down all power outputs until the device cools to within a safe operating region, which is ensured by a thermal shutdown hysteresis.



TPS2216 DUAL-SLOT PC CARD POWER-INTERFACE SWITCH FOR SERIAL PCMCIA CONTROLLERS

SLVS179D - MARCH 1999 - REVISED JUNE 2000

APPLICATION INFORMATION

12-V supply not required

Many PC Card switches use the externally supplied 12 V to power gate drive and other chip functions; this requires that power be present at all times. The TPS2216 offers considerable power savings by using an internal charge pump to generate the required higher gate drive voltages from the 5-V or 3.3-V power supplies. Therefore, the external 12-V supply can be disabled except when needed for flash-memory functions, thereby extending battery lifetime. Additional power savings are realized by the IC during shutdown mode, in which quiescent current drops to a maximum of 1 μ A.

3.3-V low-voltage mode

The TPS2216 will operate in 3.3-V low-voltage mode when 3.3 V is the only available input voltage ($V_{I(5V)} = 0$, $V_{I(12V)} = 0$). This feature allows host and PC Cards to be operated in low-power 3.3-V-only modes such as sleep modes. Note that in this operation mode, the IC will derive its bias current from the 3.3-V input pin and can only provide 3.3 V to the outputs.

voltage transitioning requirement

PC Cards are migrating from 5 V to 3.3 V to minimize power consumption, optimize board space, and increase logic speeds. The TPS2216 meets all combinations of power delivery as currently defined in the PCMCIA standard. The latest protocol accommodates mixed 3.3-V/5-V systems by first powering the card with 5 V, then polling it to determine its 3.3-V compatibility. The PCMCIA specification requires that the capacitors on 3.3-V-compatible cards be discharged to below 0.8 V before applying 3.3-V power. This action ensures that sensitive 3.3-V circuitry is not subjected to any residual 5-V charge and functions as a power reset. PC Card specification requires that $V_{\rm CC}$ be discharged within 100 ms. PC Card resistance can not be relied on to provide a discharge path for voltages stored on PC Card capacitance because of possible high-impedance isolation by power-management schemes. The TPS2216 includes discharge transistors on all xVCC and xVPP outputs to meet the specification requirement.

shutdown mode

In the shutdown mode, which can be controlled by bit D8 of the input serial DATA word, each of the xVCC and xVPP outputs is forced to a high-impedance state. In this mode, the chip quiescent current is limited to 1 μ A or less to conserve battery power.

standby mode

The TPS2216 can be put in standby mode by pulling \overline{STBY} low to conserve power during low-power operation. In this mode, all of the power outputs (xVCC and xVPP) will have a nominal current limit of 50 mA. \overline{STBY} has an internal 150-k Ω pullup resistor. The output-switch status of the device must be set, allowing the output capacitors to charge, prior to enabling the standby mode. Changing the setting of the output switches with the device in standby mode may cause an overcurrent response to be generated.

mode

The mode pin programs the switches in either TPS2216 or TPS2206 mode. An internal 150-k Ω pulldown resistor is connected to the pin. Floating or pulling the mode pin low sets the switches in TPS2206 mode; pulling the mode pin high sets the switches in TPS2216 mode. In TPS2206 mode, xVPP outputs are dependent on xVCC outputs. In TPS2216 mode, xVPP is programmed independent of xVCC. Refer to TPS2216 control-logic tables for more information.



APPLICATION INFORMATION

power supply considerations

The TPS2216 has multiple pins for each of its 3.3-V and 5-V power inputs and for the switched xVCC outputs. Any individual pin can conduct the rated input or output current. Unless all pins are connected in parallel, the series resistance is higher than that specified, resulting in increased voltage drops and less power. It is recommended that all input and output power pins be paralleled for optimum operation. Because the two 12-V pins are not internally connected, they must be tied together externally.

To increase the noise immunity of the TPS2216, the power-supply inputs should be bypassed with a $1-\mu F$ electrolytic or tantalum capacitor paralleled by a $0.047-\mu F$ to $0.1-\mu F$ ceramic capacitor. It is strongly recommended that the switched outputs be bypassed with a $0.1-\mu F$ (or larger) ceramic capacitor; doing so improves the immunity of the IC to electrostatic discharge (ESD). Care should be taken to minimize the inductance of PCB traces between the IC and the load. High switching currents can produce large negative voltage transients, which forward biases substrate diodes, resulting in unpredictable performance. Similarly, no pin should be taken, or allowed to fall, below -0.3 V.

RESET and RESET inputs

To ensure that cards are in a known state after power brownouts or system initialization, the PC Cards should be reset at the same time as the host by applying low impedance paths from xVCC and xVPP terminals to ground. A low-impedance output state allows discharging of residual voltage remaining on PC Card filter capacitance, permitting the system (host and PC Cards) to be powered up concurrently. The active-high RESET or active low RESET input will close internal switches S1, S4, S7, and S11 with all other switches left open. The TPS2216 remains in the low-impedance output state until the signal is deasserted and further data is clocked in and latched. The input serial data can not be latched during reset mode. RESET and RESET are provided for direct compatibility with systems that use either an active-low or active-high reset voltage supervisor. The RESET pin has an internal 150-k Ω pullup resistor. The device will be reset automatically when powered up.

calculating junction temperature

The switch resistance, $r_{DS(on)}$, is dependent on the junction temperature, T_J , of the die. The junction temperature is dependent on both $r_{DS(on)}$ and the current through the switch. To calculate T_J , first find $r_{DS(on)}$ from Figures 23 through 26, using an initial temperature estimate about 50°C above ambient. Then calculate the power dissipation for each switch, using the formula:

$$P_D = r_{DS(on)} \times I^2$$

Next, sum the power dissipation of all switches and calculate the junction temperature:

$$T_{J} = \left(\sum P_{D} \times R_{\theta JA}\right) + T_{A}$$

Where:

 $R_{\theta JA}$ is the inverse of the derating factor given in the dissipation rating table.

Compare the calculated junction temperature with the initial temperature estimate. If the temperatures are not within a few degrees of each other, recalculate using the calculated temperature as the initial estimate.

logic inputs and outputs

The serial interface consists of DATA, CLOCK, and LATCH leads. The data is clocked in on the positive edge of the clock (see Figures 2 and 3). The 11-bit (D0–D10) serial data word is loaded during the positive edge of the latch signal. The positive edge of the latch signal should occur before the next positive edge of the clock occurs.



TPS2216 DUAL-SLOT PC CARD POWER-INTERFACE SWITCH FOR SERIAL PCMCIA CONTROLLERS

SLVS179D - MARCH 1999 - REVISED JUNE 2000

APPLICATION INFORMATION

logic inputs and outputs (continued)

The TPS2216 serial interfaces are compatible with serial-interface PCMCIA controllers and current PCMCIA and Japan Electronic Industry Development Association (JEIDA) standards.

An overcurrent output (OC) is provided to indicate an overcurrent or overtemperature condition in any of the xVCC and xVPP outputs as previously discussed.

TPS2216 control logic

TPS2216 mode (MODE pulled high)

xVPP

	AVPP (CONTROL SIG	SNALS	OUTPUT		OUTPUT				
D8 (SHDN)	D0	D1	D9	V_AVPP	D8 (SHDN)	D4	D5	D10	V_BVPP	
1	0	0	Х	0 V	1	0	0	Х	0 V	
1	0	1	0	3.3 V	1	0	1	0	3.3 V	
1	0	1	1	5 V	1	0	1	1	5 V	
1	1	0	Х	12 V	1	1	0	Х	12 V	
1	1	1	Х	Hi-Z	1	1	1	Х	Hi-Z	
0	Х	Х	Х	Hi-Z	0	Х	Х	Х	Hi-Z	

xVCC

	AVCC CONTR	OL SIGNALS	OUTPUT	BVCC	OUTPUT		
D8 (SHDN)	D3	D2	V_AVCC	D8 (SHDN)	D6	D7	V_BVCC
1	0	0	0 V	1	0	0	0 V
1	0	1	3.3 V	1	0	1	3.3 V
1	1	0	5 V	1	1	0	5 V
1	1	1	0 V	1	1	1	0 V
0	Х	Х	Hi-Z	0	Х	X	Hi-Z

TPS2206 mode (MODE floating or pulled low)

xVPP

	AVPP CONTR	OL SIGNALS	OUTPUT	BVPF	OUTPUT		
D8 (SHDN)	D0	D1	V_AVPP	D8 (SHDN)	D4	D5	V_BVPP
1	0	0	0 V	1	0	0	0 V
1	0	1	V_AVCC	1	0	1	V_BVCC
1	1	0	12 V	1	1	0	12 V
1	1	1	Hi-Z	1	1	1	Hi-Z
0	Х	X	Hi-Z	0	Х	Х	Hi-Z

xVCC


	AVCC CONTR	OL SIGNALS	OUTPUT	BVC	OUTPUT		
D8 (SHDN)	D3	D2	V_AVCC	D8 (SHDN)	D6	D7	V_BVCC
1	0	0	0 V	1	0	0	0 V
1	0	1	3.3 V	1	0	1	3.3 V
1	1	0	5 V	1	1	0	5 V
1	1	1	0 V	1	1	1	0 V
0	Х	X	Hi-Z	0	Х	X	Hi-Z



APPLICATION INFORMATION

ESD protections (see Figure 34)

All TPS2216 inputs and outputs incorporate ESD-protection circuitry designed to withstand a 2-kV human-body-model discharge as defined in MIL-STD-883C, Method 3015. The xVCC and xVPP outputs can be exposed to potentially higher discharges from the external environment through the PC Card connector. Bypassing the outputs with 0.1-μF capacitors protects the devices from discharges up to 10 kV.



[†] Maximum recommended output capacitance for xVCC is 220 μ F and for xVPP is 10 μ F without \overline{OC} glitch when switches are powered on.


Figure 34. Detailed Interconnections and Capacitor Recommendations

APPLICATION INFORMATION

12-V flash memory supply

The TPS6734 is a fixed 12-V output boost converter capable of delivering 120 mA from inputs as low as 2.7 V. The device is pin-for-pin compatible with the MAX734 regulator and offers the following advantages: lower supply current, wider operating input-voltage range, and higher output currents. As shown in Figure 35, the only external components required are: an inductor, a Schottky rectifier, an output filter capacitor, an input filter capacitor, and a small capacitor for loop compensation. The entire converter occupies less than 0.7 in 2 of PCB space when implemented with surface-mount components. An enable input is provided to shut the converter down and reduce the supply current to 3 μ A when 12 V is not needed.

The TPS6734 is a 170-kHz current-mode PWM (pulse-width modulation) controller with an n-channel MOSFET power switch. Gate drive for the switch is derived from the 12-V output after start-up to minimize the die area needed to realize the $0.7-\Omega$ MOSFET and improve efficiency at input voltages below 5 V. Soft start is accomplished with the addition of one small capacitor. A 1.22-V reference (pin 2) is brought out for external use. For additional information, see the TPS6734 data sheet (SLVS127).



NOTE A: The enable terminal can be tied to a general-purpose I/O terminal on the PCMCIA controller or tied high.

Figure 35. TPS2216 with TPS6734 12-V, 120-mA Supply



www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS2216DAP	Active	Production	HTSSOP (DAP) 32	46 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-	TPS2216
TPS2216DAP.A	Active	Production	HTSSOP (DAP) 32	46 TUBE	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS2216
TPS2216DB	Active	Production	SSOP (DB) 30	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS2216
TPS2216DB.A	Active	Production	SSOP (DB) 30	50 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TPS2216

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 23-May-2025

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS2216DAP	DAP	HTSSOP	32	46	530	11.89	3600	4.9
TPS2216DAP.A	DAP	HTSSOP	32	46	530	11.89	3600	4.9
TPS2216DB	DB	SSOP	30	50	530	10.5	4000	4.1
TPS2216DB.A	DB	SSOP	30	50	530	10.5	4000	4.1

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150


8.1 x 11, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



DAP (R-PDSO-G32)PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com. Falls within JEDEC MO-153 Variation DCT.

PowerPAD is a trademark of Texas Instruments.

DAP (R-PDSO-G32)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.



DAP (R-PDSO-G32) PowerPAD™ PLASTIC SMALL OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- F. Contact the board fabrication site for recommended soldermask tolerances.

PowerPAD is a trademark of Texas Instruments





PLASTIC SMALL OUTLINE




NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.
- 5. Features may differ and may not be present.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated