
N-Channel JFET Switch

J111 - J113 / SST111 - SST113

FEATURES

- Low Cost
- **Automated Insertion Package**
- Low Insertion Loss
- No Offset or Error Voltage Generated By Closed Switch
- Purely Resistive
- High Isolation Resistance From Driver
- Fast Switching
- Short Sample and Hold Aperture Time



APPLICATIONS

- Analog Switches
- Choppers
- Commutators

ABSOLUTE MAXIMUM RATINGS

(TA = 25 C diffess officialise specified)
Gate-Drain or Gate-Source Voltage35V
Gate Current 50mA
Storage Temperature Range55°C to +150°C
Operating Temperature Range55°C to +135°C
Lead Temperature (Soldering, 10sec)+300°C
Power Dissipation
Derate above 25°C 3.3mW/°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING INFORMATION

Part	Package	Temperature Range
	Plastic SOT-23 Plastic SOT-23 hips in Carriers see	-55°C to +135°C -55°C to +135°C 2N4391 series.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

0)///00/	DARAMETER	111		112		113			UNITS	TEST CONDITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	MIN	ΤYΡ	MAX	MIN	TYP	MAX	UNITS	TEST CONDITIONS
IGSSR	Gate Reverse Current (Note 1)			-1			-1			-1	nA	$V_{DS} = 0V$, $V_{GS} = -15V$
VGS(off)	Gate Source Cutoff Voltage	-3		-10	-1		-5	-0.5		-3	v	V _{DS} = 5V, i _D = 1μA
BVgss	Gate Source Breakdown Voltage	-35			-35			-35				$V_{DS} = 0V$, $I_{G} = -1\mu A$
loss	Drain Saturation Current (Note 2)	20			5			2			mA	$V_{DS} = 15V$, $V_{GS} = 0V$
ID(off)	Drain Cutoff Current (Note 1)			1			1			1	nΑ	$V_{DS} = 5V$, $V_{GS} = -10V$
rDS(on)	Drain Source ON Resistance			30			50			100	Ω	V _{DS} = 0 1V, V _{GS} = 0V
Cdg(off)	Drain Gate OFF Capacitance			5			5			5		V _{DS} = 0,
C _{sg(off)}	Source Gate OFF Capacitance			5			5			5	рF	V _{GS} = -10V (Note 3) f = 1MHz
C _{dg(on)} + C _{sg(on)}	Drain Gate Plus Source Gate ON Capacitance			28			28			28		V _{DS} = V _{GS} = 0 (Note 3)
td(on)	Turn On Delay Time		7			7			7			Switching Time Test
tr	Rise Time		6			6			6			Conditions (Note 3) J111 J112 J113
td(off)	Turn Off Delay Time		20			20			20		ns	V _{DD} 10V 10V 10V V _{GS(off)} -12V -7V -5V R _L 0.8kΩ 1.6kΩ 3.2kΩ
tı	Fall Time		15			15			15			

NOTES: 1. Approximately doubles for every 10°C increase in Ta 2. Pulse test duration 300µs, duty cycle ≤3% 3. For design reference only, not 100% tested.

■ 1844322 0000954 26T ■