

AN1358 (AN6562), AN1358S (AN6562S), AN6561

Dual Operational Amplifiers



■ Outline

The AN1358 (AN6562), the AN1358S (AN6562S) and the AN6561 are dual operational amplifiers with phase compensation circuits built-in, and with wide range of operating voltages, allowing single power supply operation. They have electrical characteristics equal to the conventional operational amplifiers, and are low-powered and suited for application to various circuits.

■ Features

- Built-in phase compensation circuit
- Wide range of common-mode input voltages
 $0V \sim V_{CC} - 1.5V$
- Wide range of operating voltages
Single supply : $3 \sim 30V$
Dual supply : $\pm 1.5 \sim \pm 15V$

■ Block Diagrams



■ Pin

<AN1358 (AN6562), AN1358S (AN6562S)>

Pin No.	Pin Name
1	Ch. 1 Output
2	Ch. 1 Invert Input
3	Ch. 1 Non Invert Input
4	V _{EE} (GND)
5	Ch. 2 Non Invert Input
6	Ch. 2 Invert Input
7	Ch. 2 Output
8	V _{CC}

<AN6561>

Pin No.	Pin Name
1	V _{CC}
2	Ch. 1 Output
3	Ch. 1 Invert Input
4	Ch. 1 Non Invert Input
5	V _{EE} (GND)
6	Ch. 2 Non Invert Input
7	Ch. 2 Invert Input
8	Ch. 2 Output
9	V _{CC}


■ Absolute Maximum Ratings (Ta = 25°C)

Item		Symbol	Rating	Unit
Supply Voltage		V _{CC}	32	V
Differential Input Voltage		V _{ID}	32	V
Common-Mode Input Voltage		V _{ICM}	-0.3 ~ 32	V
Output Voltage		V _O	24	V
Power Dissipation	AN1358 (AN6562)	P _D	350	mW
	AN6561		350	
	AN1358S (AN6562S)		360	
Operating Ambient Temperature		T _{opr}	-20 ~ +75	°C
Storage Temperature	AN1358 (AN6562)	T _{stg}	-55 ~ +150	°C
	AN6561		-55 ~ +150	
	AN1358S (AN6562S)		-55 ~ +125	

■ Electrical Characteristics (V_{CC} = 5V, Ta = 25°C)


Item	Symbol	Test Circuit	Condition	min.	typ.	max.	Unit
Input Offset Voltage	V _{I(offset)}	1	R _S = 50Ω		2	7	mV
Input Bias Current	I _{Bias}	1				250	nA
Input Offset Current	I _{IO}	1				50	nA
Common-Mode Input Voltage Width	V _{CM}	2		0		V _{CC} - 1.5	V
Supply Current	I _{CC}	3	R _L = ∞		0.6	1.2	mA
Voltage Gain	G _V	1	R _L ≥ 2kΩ		100		dB
Maximum Output Voltage	V _{O(max.)}	4	R _L ≥ 2kΩ	V _{CC} - 1.5			V
Common-Mode Rejection Ratio	CMR	1		65	85		dB
Supply Voltage Rejection Ratio	SVR	1		65	100		dB
Channel Separation	CS	5	f = 1kHz ~ 20kHz		120		dB
Output Source Current	I _{O(source)}	6	V _{in+} = 1V, V _{in-} = 0V	20	40		mA
Output Sink Current	I _{SINK}	7	V _{in+} = 0V, V _{in-} = 1V	10	20		mA

Test Circuit 1 ($V_{I(\text{offset})}$, I_{Bias} , I_{IO} , G_V , CMR, SVR)




Item	Measurement Conditions
Input Offset Voltage	V_{F1} is measured with both the SW_1 and SW_2 set to ON (SW_3 : OFF). Can be given by $V_{I(\text{offset})} = \frac{V_{F1}}{500} (V)$
Input Offset Current	V_{F2} is measured with both the SW_1 and SW_2 set to OFF (SW_3 : OFF). Can be given by $I_{IO} = \frac{ V_{F2} - V_{F1} }{10^7} (A)$
Input Bias Current	V_{F3} is measured with the SW_1 set to ON and the SW_2 and SW_3 set to OFF. V_{F4} is measured with the SW_1 set to OFF and the SW_2 set to ON. Can be given by. $I_{\text{Bias}} = \frac{ V_{F4} - V_{F3} }{2 \times 10^7} (A)$
Voltage Gain	V_{F5} is measured with the SW_1 , SW_2 and SW_3 set to ON and $E_K = 3.4V$. Can be given by $G_V = 20 \log \left(\frac{1000}{V_{F1} - V_{F5}} \right)$
Common-Mode Rejection Ratio	V_{F6} is measured with both the SW_1 and SW_2 set to ON, the SW_3 set to OFF and $E_C = E_{C1}$. V_{F7} is measured with $E_C = E_{C2}$. Can be given by $CMR = 20 \log \left(500 \times \frac{ E_{C1} - E_{C2} }{V_{F6} - V_{F7}} \right)$
Supply Voltage Rejection Ratio	V_{F8} is measured with both the SW_1 and SW_2 set to ON, the SW_3 set to OFF, $E_C = 0V$ and $V_{CC} = V_{C1}$. V_{F9} is measured with $V_{CC} = V_{C2}$. Can be given by $SVR = 20 \log \left(500 \times \frac{ V_{C1} - V_{C2} }{V_{F8} - V_{F9}} \right)$


Test Circuit 2 (V_{CM})




Test Circuit 3 (I_{CC})




Test Circuit 4 ($V_{O(max)}$)




Test Circuit 6 ($I_{O(source)}$)






Test Circuit 7 (I_{SINK})









Test Circuit 5 (CS)



$$CS(B \rightarrow A) = 20 \log \left(100 \frac{v_{OB}}{v_{OA}} \right)$$





Application Circuit

Non Inverting Amplifier

