

## **PCM1728**

# Sound 24-Bit, 96kHz Sampling **CMOS Delta-Sigma Stereo Audio DIGITAL-TO-ANALOG CONVERTER**

#### **FEATURES**

- ENHANCED MULTI-LEVEL DELTA-SIGMA DAC
- SAMPLING FREQUENCY (fs): 16kHz 96kHz
- INPUT AUDIO DATA WORD: 16-, 20-, 24-Bit
- HIGH PERFORMANCE:

THD+N: -96dB

**Dynamic Range: 106dB** 

**SNR: 106dB** 


Analog Output Range: 0.62 x V<sub>cc</sub> (Vp-p)

- 8x OVERSAMPLING DIGITAL FILTER: Stop Band Attenuation: -82dB Passband Ripple: ±0.002dB
- MULTI FUNCTIONS: Digital De-emphasis **Soft Mute** Zero Flag
- +5V SINGLE SUPPLY OPERATION
- **SMALL 28-LEAD SSOP PACKAGE**

#### DESCRIPTION

The PCM1728 is designed for mid- to high-grade digital audio applications which achieve 96kHz sampling rates with 24-bit audio data. PCM1728 uses a newly developed, enhanced multi-level delta-sigma modulator architecture that improves audio dynamic performance and reduces jitter sensitivity in actual applications. The internal digital filter operates at 8X oversampling at a 96kHz sampling rate.

The PCM1728 has superior audio dynamic performance, 24-bit resolution, and 96kHz sampling, making it ideal for mid- to high-grade audio applications such as CD, DVD, and musical instruments.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132


# **SPECIFICATIONS**

All specifications at  $+25^{\circ}\text{C}$ ,  $+\text{V}_{\text{CC}} = +\text{V}_{\text{DD}} = +5\text{V}$ ,  $f_{\text{S}} = 44.1\text{kHz}$ , and 24-bit input data, SYSCLK =  $384f_{\text{S}}$ , unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
RESOLUTION			24	•	Bits
DATA FORMAT Audio Data Interface Format Data Bit Length Audio Data Format Sampling Frequency (f <sub>S</sub> ) System Clock Frequency <sup>(1)</sup>		MSB-F 16	Standard/l <sup>2</sup> S 16/20/24 Selectable First, Two's Binary 1 256/384/512/768f <sub>s</sub>	Comp   96	kHz
DIGITAL INPUT/OUTPUT LOGIC LEVEL Input Logic Level V <sub>IH</sub> V <sub>IL</sub> Output Logic Level (CLKO) V <sub>OH</sub>	I <sub>OH</sub> = 2mA	2.0 4.5		0.8	V V V
V <sub>OL</sub> CLKO PERFORMANCE <sup>(2)</sup> Output Rise Time Output Fall Time	I <sub>OL</sub> = 4mA 20 ~ 80% V <sub>DD</sub> , 10pF 80 ~ 20% V <sub>DD</sub> , 10pF		5.5	0.5	ns ns
Output Duty Cycle  DYNAMIC PERFORMANCE <sup>(3)</sup> (24-Bit Data)  THD+N $V_O = 0 dB$ $V_O = -60 dB$ Dynamic Range  Signal-to-Noise Ratio  Channel Separation	10pF Load $f_S = 44.1 \text{kHz}$ $f_S = 96 \text{kHz}$ $f_S = 44.1 \text{kHz}$ $f_S = 44.1 \text{kHz}$ $f_S = 96 \text{kHz} \text{ A-weighted}$ $f_S = 96 \text{kHz}$	98 98 96	37 -97 -94 -42 106 103 106 103 102 101	-90	%  dB
DYNAMIC PERFORMANCE <sup>(3)</sup> (16-Bit Data) THD+N $V_O = 0$ dB Dynamic Range	$f_S = 44.1 \text{kHz}$ $f_S = 96 \text{kHz}$ $f_S = 44.1 \text{kHz}$ EIAJ A-weighted $f_S = 96 \text{kHz}$ A-weighted		-94 -92 98 97		dB dB dB dB
DC ACCURACY Gain Error Gain Mismatch: Channel-to-Channel Bipolar Zero Error	$V_O = 0.5V_{CC}$ at Bipolar Zero		±1.0 ±1.0 ±30	±3.0 ±3.0 ±60	% of FSR % of FSR mV
ANALOG OUTPUT Output Voltage Center Voltage Load Impedance	Full Scale (0dB)  AC Load	5	0.62 V <sub>CC</sub> 0.5 V <sub>CC</sub>		Vp-p V kΩ
DIGITAL FILTER PERFORMANCE Filter Characteristics Passband Stopband Passband Ripple Stopband Attenuation Delay Time De-emphasis Error	$\pm 0.002$ dB $-3$ dB Stop Band = $0.546$ f <sub>S</sub> Stop Band = $0.567$ f <sub>S</sub>	0.546f <sub>S</sub> -75 -82	30/f <sub>S</sub>	0.454f <sub>s</sub> 0.490f <sub>s</sub> ±0.002	dB dB dB sec dB
INTERNAL ANALOG FILTER  -3dB Bandwidth  Passband Response	f = 20kHz		100 -0.16		kHz dB
POWER SUPPLY REQUIREMENTS Voltage Range Supply Current: I <sub>CC</sub> +I <sub>DD</sub> Power Dissipation	$V_{DD}$ , $V_{CC}$ $f_S = 44.1$ kHz $f_S = 96$ kHz $f_S = 44.1$ kHz $f_S = 96$ kHz	4.5	5 32 45 160 225	5.5 45 225	VDC mA mA mW mW
TEMPERATURE RANGE Operation Storage		-25 -55		+85 +100	°C °C

NOTES: (1) Refer section of system clock. (2) External buffer is recommended. (3) Dynamic performance specs are tested with 20kHz low pass filter and THD+N specs are tested with 30kHz LPF, 400Hz HPF, Average Mode.

#### PIN CONFIGURATION



#### **PACKAGE INFORMATION**

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
PCM1728E	28-Pin SSOP	324

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

#### **ABSOLUTE MAXIMUM RATINGS**

Power Supply Voltage	+6.5V
+V <sub>CC</sub> to +V <sub>DD</sub> Difference	±0.1V
Input Logic Voltage	$-0.3V$ to $(V_{DD} + 0.3V)$
Input Current (except power supply)	±10mA
Power Dissipation	400mW
Operating Temperature Range	25°C to +85°C
Storage Temperature	–55°C to +125°C
Lead Temperature (soldering, 5s)	+260°C

#### **PIN ASSIGNMENTS**

- 114 /	TIN ASSIGNMENTS								
PIN	NAME	1/0	DESCRIPTION						
1	LRCIN	IN	Left and Right Clock Input. This clock is equal to the sampling rate - $f_{\$}.^{(1)}$						
2	DIN	IN	Serial Audio Data Input <sup>(1)</sup>						
3	BCKIN	IN	Bit Clock Input for Serial Audio Data.(1)						
4	CLKO	OUT	Buffered Output of Oscillator. Equivalent to System Clock.						
5	XTI	IN	Oscillator Input (External Clock Input)						
6	XTO	OUT	Oscillator Output						
7	DGND	_	Digital Ground						
8	V <sub>DD</sub>	—	Digital Power +5V						
9	V <sub>CC</sub> 2R	—	Analog Power +5V						
10	AGND2R	_	Analog Ground						
11	EXTR	OUT	Rch, Common Pin of Analog Output Amp						
12	NC	_	No Connection						
13	V <sub>OUT</sub> R	OUT	Rch, Analog Voltage Output of Audio Signal						
14	AGND1	—	Analog Ground						
15	V <sub>CC</sub> 1	_	Analog Power +5V						
16	V <sub>OUT</sub> L	OUT	Lch, Analog Voltage Output of Audio Signal						
17	NC	_	No Connection						
18	EXTL	OUT	Lch, Common Pin of Analog Output Amp						
19	AGND2L	_	Analog Ground						
20	V <sub>CC</sub> 2L	—	Analog Power +5V						
21	ZERO	OUT	Zero Data Flag						
22	RST	IN	Reset. When this pin is LOW, the DF and modulators are held in reset. <sup>(2)</sup>						
23	IW0	IN	Input Format Selection <sup>(3)</sup>						
24	IW1	IN	Input Format Selection <sup>(3)</sup>						
25	MUTE	IN	Mute Control						
26	DM0	IN	De-emphasis Selection 1 <sup>(2)</sup>						
27	DM1	IN	De-emphasis Selection 2 <sup>(2)</sup>						
28	I <sup>2</sup> S	IN	Input Format Selection <sup>(2)</sup>						

NOTES: (1) Pins 1, 2, 3; Schmitt Trigger input. (2) Pins 22, 25, 26, 27, 28; Schmitt Trigger input with pull-up resister. (3) Pins 23, 24; Schmitt Trigger input with pull-down resister.



# **ELECTROSTATIC** DISCHARGE SENSITIVITY


This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


## **TYPICAL PERFORMANCE CURVES**


All specifications at +25°C, + $V_{CC}$  = + $V_{DD}$  = +5V,  $f_S$  = 44.1kHz, and 24-bit input data, SYSCLK = 384f<sub>S</sub>, unless otherwise noted.





















# **TYPICAL PERFORMANCE CURVES (CONT)**




















#### **SYSTEM CLOCK**

The system clock for PCM1728 must be either  $256f_S$ ,  $384f_S$ ,  $512f_S$  or  $768f_S$ , where  $f_S$  is the audio sampling frequency (typically 32kHz, 44.1kHz, 48kHz, or 96kHz). But  $768f_S$  at 96kHz is not accepted.

The system clock can be either a crystal oscillator placed between XTI (pin 5) and XTO (pin 6), or an external clock input to XTI. If an external system clock is used, XTO is open (floating). Figure 1 illustrates the typical system clock connections.

PCM1728 has a system clock detection circuit which automatically senses if the system clock is operating at  $256f_S \sim 768f_S$ . The system clock should be synchronized with LRCIN (pin 1) clock. LRCIN (left-right clock) operates at the sampling frequency  $f_S$ . In the event these clocks are not synchronized, PCM1728 can compensate for the phase difference internally. If the phase difference between left-right and system clocks is greater than 6-bit clocks (BCKIN), the synchronization is performed internally. While the synchronization is processing, the analog output is forced to a DC level at bipolar zero. The synchronization typically occurs in less than 1 cycle of LRCIN.




FIGURE 1. System Clock Connection.

Typical input system clock frequencies to the PCM1728 are shown in Table I, also, external input clock timing requirements are shown in Figure 2.




FIGURE 2. XTI Clock Timing.

#### DATA INTERFACE FORMATS

Digital audio data is interfaced to PCM1728 on pins 1, 2, and 3, LRCIN (left-right clock), DIN (data input) and BCKIN (bit clock). PCM1728 can accept both standard, I<sup>2</sup>S, and left justified data formats.

Figure 3 illustrates acceptable input data formats. Figure 4 shows required timing specification for digital audio data.

#### Reset

PCM1728 has both internal power-on reset circuit and the  $\overline{RST}$  pin (pin 22), which accepts an external forced reset by  $\overline{RST} = LOW$ . For internal power on reset, initialization is done automatically at power on  $V_{DD} > 2.2V$  (typ). During internal reset = LOW, the output of the DAC is invalid and the analog outputs are forced to  $V_{CC}/2$ . Figure 5 illustrates the timing of the internal power on reset.

PCM1728 accepts an external forced reset when  $\overline{RST} = LOW$ . When  $\overline{RST} = LOW$ , the output of the DAC is invalid and the analog outputs are forced to  $V_{CC}/2$  after internal initialization (1024 system clocks count after  $\overline{RST} = HIGH$ .) Figure 6 illustrates the timing of the  $\overline{RST}$  pin.

#### Zero Out (pin 21)

If the input data is continuously zero for 65536 cycles of BCK, an internal FET is switched to "ON". The drain of the internal FET is the zero-pin, it will enable "wired-or" with external circuit.

	SYSTEM CLOCK FREQUENCY - MHz					
SAMPLING RATE FREQUENCY (f <sub>s</sub> ) - LRCIN	256f <sub>S</sub>	384f <sub>S</sub>	512f <sub>S</sub>	768f <sub>S</sub>		
32kHz	8.1920	12.2880	16.3840	24.5760		
44.1kHz	11.2896	16.9340	22.5792	33.8688 <sup>(1)</sup>		
48kHz	12.2880	18.4320	24.5760	36.8640 <sup>(1)</sup>		
96kHz	24.5760	36.8640 <sup>(1)</sup>	49.1520 <sup>(1)</sup>	_		

NOTE: (1) The internal crystal oscillator frequency cannot be larger than 24.576MHz.

TABLE I. Typical System Clock Frequency.






FIGURE 3. Audio Data Input Formats.




FIGURE 4. Audio Data Input Timing Specification.




FIGURE 5. Internal Power-On Reset Timing.




FIGURE 6. External Forced Reset Timing.

### **FUNCTIONAL DESCRIPTION**

PCM1728 has several built-in functions including digital input data format selection, soft mute, and digital de-emphasis. These functions are hardware controlled where static control signals are used on pin 28 (I<sup>2</sup>S), pin 27 (DM1), pin 26 (DM0), pin 25 (MUTE), pin 24 (IW1), and pin23 (IW0).

#### **DATA FORMAL SELECTION**

PCM audio data format can be selected by pin 28 (I<sup>2</sup>S), pin 24 (IW1), and pin 23 (IW0), as shown in Table II.

IW1	IW0	I <sup>2</sup> S	AUDIO INTERFACE
0	0	0	16-Bit Standard, Right-Justified
0	1	0	20-Bit Standard, Right-Justified
1	0	0	24-Bit Standard, Right-Justified
1	1	0	24-Bit Left-Justified, MSB-First
0	0	1	16-Bit I <sup>2</sup> S
0	1	1	24-Bit I <sup>2</sup> S
1	0	1	Reserved
1	1	1	Reserved

TABLE II. Data Format Control.

#### **SOFT MUTE**

Soft Mute function can be controlled by MUTE (pin 25).

MUTE (Pin 25)	SOFT MUTE
L	Mute ON
Н	Mute OFF (Normal Operation)

TABLE III. Soft Mute Control.

#### **DE-EMPHASIS CONTROL**

De-emphasis control can be selected by DM1 (pin 27) and DM0 (pin 26).

DM1 (Pin 27)	DM0 (Pin 26)	DE-EMPHASIS			
L	L	OFF			
L	Н	48kHz			
Н	L	44.1kHz			
Н	Н	32kHz			

TABLE IV. De-emphasis Control.

#### THEORY OF OPERATION

The delta-sigma section of PCM1728 is based on an 8-level amplitude quantizer and a 4th-order noise shaper. This section converts the oversampled input data to 8-level delta-sigma format.

This newly developed, "Enhanced Multi-level Delta-Sigma" architecture achieves high-grade audio dynamic performance and sound quality.

A block diagram of the 8-level delta-sigma modulator is shown in Figure 7. This 8-level delta-sigma modulator has

the advantage of stability and clock jitter sensitivity over the typical one-bit (2-level) delta-sigma modulator.

The combined oversampling rate of the delta-sigma modulator and the internal 8-times interpolation filter is  $64f_S$  for all system clock ratios (256/384/512/768 $f_S$ ).

The theoretical quantization noise performance of the 8-level delta-sigma modulator is shown in Figure 8. This enhanced multi-level delta-sigma architecture also has advantages for input clock jitter sensitivity due to the multi-level quantizer, simulated jitter sensitivity is shown in Figure 9.




FIGURE 7. 8-Level Delta-Sigma Modulator.




FIGURE 8. Quantization Noise Spectrum.




FIGURE 9. Jitter Sensitivity.

# APPLICATION CONSIDERATIONS

#### **DELAY TIME**

There is a finite delay time in delta-sigma converters. In A/D converters, this is commonly referred to as latency. For a delta-sigma D/A converter, delay time is determined by the order number of the FIR filter stage, and the chosen sampling rate. The following equation expresses the delay time of PCM1728:

$$T_D = 30 \times 1/f_S$$

For 
$$f_S = 44.1 \text{kHz}$$
,  $T_D = 30/44.1 \text{kHz} = 680 \mu \text{s}$ 

Applications using data from a disc or tape source, such as CD audio, DVD audio, Video CD, DAT, Minidisc, etc., generally are not affected by delay time. For some professional applications such as broadcast audio for studios, it is important for total delay time to be less than 2ms.

#### **OUTPUT FILTERING**

For testing purposes all dynamic tests are done on the PCM1728 using a 20kHz low pass filter. This filter limits the measured bandwidth for THD+N, etc. to 20kHz. Failure to use such a filter will result in higher THD+N and lower SNR and Dynamic Range readings than are found in the specifications. The low pass filter removes out of band noise. Although it is not audible, it may affect dynamic specification numbers.

The performance of the internal low pass filter from DC to 40kHz is shown in Figure 10. The higher frequency roll-off of the filter is shown in Figure 11. If the user's application has the PCM1728 driving a wideband amplifier, it is recommended to use an external low pass filter.

#### **BYPASSING POWER SUPPLIES**

The power supplies should be bypassed as close as possible to the unit. Refer to Figure 12 for optimal values of bypass capacitors.




FIGURE 10. Low Pass Filter Response.





FIGURE 11. Low Pass Filter Response.

# POWER SUPPLY CONNECTIONS

PCM1728 has four power supply pin for digital ( $V_{DD}$ ), and analog ( $V_{CC}$ ). Each connection also has a separate ground. If the power supplies turn on at different times, there is a possibility of a latch-up condition. To avoid this condition, it is recommended to have a common connection between the digital and analog power supplies. If separate supplies are used without a common connection, the delta between the two supplies during ramp-up time must be less than 0.1V.



11

FIGURE 12. Typical Circuit Connection Diagram.





17-May-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Diawing		Q.Ly	(2)	(6)	(3)		(4/5)	
PCM1728E	ACTIVE	SSOP	DB	28	47	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		PCM1728E	Samples
PCM1728E/2K	NRND	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		PCM1728E	
PCM1728E/2KG4	NRND	SSOP	DB	28		TBD	Call TI	Call TI			
PCM1728EG4	ACTIVE	SSOP	DB	28	47	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		PCM1728E	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



#### **PACKAGE OPTION ADDENDUM**


17-May-2014

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCM1728E/2K	SSOP	DB	28	2000	330.0	17.4	8.5	10.8	2.4	12.0	16.0	Q1





#### \*All dimensions are nominal

Device	P	ackage Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCM1728E/2	K	SSOP	DB	28	2000	336.6	336.6	28.6

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### **Products Applications**

power.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Power Mgmt

**OMAP Applications Processors** www.ti.com/omap **TI E2E Community** e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity