

OPA2111

MILITARY & DIE
VERSIONS
AVAILABLE

OPA2111

2

OPERATIONAL AMPLIFIERS

Dual Low Noise Precision *Difet*® OPERATIONAL AMPLIFIER

FEATURES

- LOW NOISE: 100% tested: $8\text{nV}/\sqrt{\text{Hz}}$ max at 10kHz
- LOW BIAS CURRENT: 4pA max
- LOW OFFSET: $500\mu\text{V}$ max
- LOW DRIFT: $2.8\mu\text{V}/^\circ\text{C}$
- HIGH OPEN LOOP GAIN: 114dB min
- HIGH COMMON-MODE REJECTION: 96dB min

DESCRIPTION

The OPA2111 is a high precision monolithic *Difet* (dielectrically isolated FET) operational amplifier. Outstanding performance characteristics allow its use in the most critical instrumentation applications.

Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET® amplifiers.


Very-low bias current is obtained by dielectric isolation with on-chip guarding.

Laser trimming of thin-film resistors gives very-low offset and drift. Extremely-low noise is achieved with new circuit design techniques (patent pending). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.

Standard dual op-amp pin configuration allows upgrading of existing designs to higher performance levels.

APPLICATIONS

- PRECISION INSTRUMENTATION
- DATA ACQUISITION
- TEST EQUIPMENT
- PROFESSIONAL AUDIO EQUIPMENT
- MEDICAL EQUIPMENT
- DETECTOR ARRAYS



OPA2111 SIMPLIFIED CIRCUIT
(EACH AMPLIFIER)

BIFET® National Semiconductor Corp., *Difet*® Burr-Brown Corp.

International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

PDS-540C

SPECIFICATIONS

ELECTRICAL

At $V_{CC} = \pm 15\text{VDC}$ and $T_A = +25^\circ\text{C}$ unless otherwise noted.

PARAMETER	CONDITIONS	OPA2111AM			OPA2111BM			OPA21118M			OPA2111KM/KP			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
INPUT														
NOISE Voltage, $f_o = 10\text{Hz}$ $f_o = 100\text{Hz}$ $f_o = 1\text{kHz}$ $f_o = 10\text{kHz}$ $f_s = 10\text{Hz to } 10\text{kHz}$ $f_s = 0.1\text{Hz to } 10\text{Hz}$ Current, $f_s = 0.1\text{Hz to } 10\text{Hz}$ $f_o = 0.1\text{Hz to } 20\text{kHz}$	Max: 100% tested		40	80		30	80		40	80		40		nV/ $\sqrt{\text{Hz}}$
	Max: 100% tested		15	40		11	30		15	40		15		nV/ $\sqrt{\text{Hz}}$
	Max: 100% tested		8	15		7	12		8	15		8		nV/ $\sqrt{\text{Hz}}$
	(1)		6	8		6	8		6	8		6		nV/ $\sqrt{\text{Hz}}$
	(1)		0.7	1.2		0.6	1.0		0.7	1.2		0.7		$\mu\text{V, rms}$
	(1)		1.6	3.3		1.2	2.5		1.6	3.3		1.6		$\mu\text{V, p-p}$
	(1)		15	24		12	19		15	24		15		1A, p-p
	(1)		0.8	1.3		0.6	1.0		0.8	1.0		0.8		1A/ $\sqrt{\text{Hz}}$
OFFSET VOLTAGE ⁽²⁾ Input Offset Voltage Average Drift Match Supply Rejection Channel Separation	$V_{CM} = 0\text{VDC}$ $T_A = T_{MIN} \text{ to } T_{MAX}$		± 0.1 ± 2 ± 1 110 ± 3 136	± 0.75 ± 6 ± 8 ± 31		± 0.05 ± 0.5 ± 0.5 110 ± 3 136	± 0.5 ± 2.8		± 0.1 ± 2 2 110 ± 3 136	± 0.75 ± 6		± 0.3 ± 8 2 110 ± 3 136	± 2 ± 15 ± 50	mV $\mu\text{V}/^\circ\text{C}$ $\mu\text{V}/^\circ\text{C}$ dB $\mu\text{V/V}$ dB
BIAS CURRENT ⁽²⁾ Initial Bias Current Match	$V_{CM} = 0\text{VDC}$		± 2 ± 1	± 8		± 1.2 ± 0.5	± 4		± 2 ± 1	± 8		± 3 2	± 15	pA pA
OFFSET CURRENT ⁽²⁾ Input Offset Current	$V_{CM} = 0\text{VDC}$		± 1.2	± 6		± 0.6	± 3		± 1.2	± 6		± 3	± 12	pA
IMPEDANCE Differential Common-Mode			$10^{13} \parallel 1$ $10^{14} \parallel 3$			$10^{13} \parallel 1$ $10^{14} \parallel 3$			$10^{13} \parallel 1$ $10^{14} \parallel 3$			$10^{13} \parallel 1$ $10^{14} \parallel 3$		$\Omega \parallel \text{pF}$ $\Omega \parallel \text{pF}$
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	$V_{IN} = \pm 10\text{VDC}$	± 10 90	± 11 110	± 10	± 11 96	± 11 110	± 10	± 11 90	± 11 110		± 10 82	± 11 110	V	dB
OPEN-LOOP GAIN, DC														
Open-Loop Voltage Gain Match	$R_L \geq 2\text{k}\Omega$	110	125 3		114	125 2		110	125 3		106	125 3		dB dB
FREQUENCY RESPONSE														
Unity Gain, Small Signal Full Power Response Slew Rate Settling Time, 0.1% 0.01% Overload Recovery, 50% Overdrive ⁽³⁾	20V p-p, $R_L = 2\text{k}\Omega$ $V_o = \pm 10\text{V}$, $R_L = 2\text{k}\Omega$ Gain = -1, $R_L = 2\text{k}\Omega$ 10V step Gain = -1	16 1	2 32 2 6 10		16 1	2 32 2 6 10		16 1	2 32 2 6 10		2 32 2 6 10		MHz kHz V/ μs μs μs	
RATED OUTPUT														
Voltage Output Current Output Output Resistance Load Capacitance Stability Short Circuit Current	$R_L = 2\text{k}\Omega$ $V_o = \pm 10\text{VDC}$ DC, open loop Gain = +1	± 10 ± 5	± 11 ± 10 100 1000 40		± 10 ± 5	± 11 ± 10 100 1000 40		± 10 ± 5	± 11 ± 10 100 1000 40		± 10 ± 5	± 11 ± 10 100 1000 40		V mA Ω pF mA
POWER SUPPLY														
Rated Voltage Voltage Range, Derated Performance Current, Quiescent	$I_o = 0\text{mA}$	± 5	± 15 5	± 18 7	± 5	± 15 5	± 18 7	± 5	± 15 5	± 18 7	± 5	± 15 5	± 18 9	VDC VDC mA
TEMPERATURE RANGE														
Specification Operating "M" Package "P" Package Storage "M" Package "P" Package θ_{JA} Junction-Ambient	Ambient temp. Ambient temp. Ambient temp.	-25 -55 -65		+85 +125 +150	-25 -55 -65		+85 +125 +150	-55 -65 -65	+125 -55 -40	0 -40 -85 -40		+70 +125 +85 +150 +85	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C/W}$	

NOTES: (1) Sample tested—maximum parameters are guaranteed. (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up. (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive. (4) Typical $\theta_{JA} = 150^\circ\text{C/W}$ for plastic DIP.



ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At $V_{CC} = \pm 15\text{VDC}$ and $T_A = T_{MIN}$ to T_{MAX} unless otherwise noted.

PARAMETER	CONDITIONS	OPA2111AM			OPA2111BM			OPA2111SM			OPA2111KM/KP			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
TEMPERATURE RANGE														
Specification Range	Ambient temp.	-25		+85	-25		+85	-55		+125	0		+70	°C
INPUT														
OFFSET VOLTAGE ⁽¹⁾														
Input Offset Voltage	V _{CM} = 0VDC		±0.22	±1.2		±0.08	±0.75		±0.3	±1.5		±0.9	±5	mV
Average Drift			±2	±6		±0.5	±2.8		±2	±6		±8	±15	μV/°C
Match			1			0.5			2			2		μV/°C
Supply Rejection		86	100	±50	90	100	±32	86	100	±50	82	100	±80	dB
			±10			±10			±10			±10		μV/V
BIAS CURRENT ⁽¹⁾														
Initial Bias Current	V _{CM} = 0VDC		±125	±1nA		±75	±500		±2.0nA	±16.3nA		±125	±500	pA
Match			60			30			1nA			125		pA
OFFSET CURRENT ⁽¹⁾														
Input Offset Current	V _{CM} = 0VDC		±75	±750		±38	±375		±1.3nA	±12nA		±75	±375	pA
VOLTAGE RANGE														
Common-Mode Input Range		±10	±11		±10	±11		±10	±11		±10	±11		V
Common-Mode Rejection	V _{IN} = ±10VDC	86	100		90	100		86	100		80	100		dB
OPEN-LOOP GAIN, DC														
Open-Loop Voltage Gain	R _L ≥ 2kΩ	106	120		110	120		106	120		100	120		dB
Match			5			3			5			5		dB
RATED OUTPUT														
Voltage Output	R _L = 2kΩ	±10.5	±11		±10.5	±11		±10.5	±11		±10.5	±11		V
Current Output	V _O = ±10VDC	±5	±10		±5	±10		±5	±10		±5	±10		mA
Short Circuit Current	V _O = 0VDC	10	40		10	40		10	40		10	40		mA
POWER SUPPLY														
Current, Quiescent	I _O = 0mADC		5	8		5	8		5	8		5	10	mA

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

CONNECTION DIAGRAMS



ORDERING INFORMATION

Model	Package	Temperature Range	Offset Voltage, max (mV)
OPA2111AM	TO-99	-25°C to +85°C	± 0.75
OPA2111BM	TO-99	-25°C to +85°C	± 0.5
OPA2111KM	TO-99	0°C to +70°C	± 2.0
OPA2111SM	TO-99	-55°C to +125°C	± 0.75
OPA2111KP	Plastic	0°C to +70°C	± 2.0
BURN-IN SCREENING OPTION			
Model	Package	Temperature Range	Burn-In Temp. (160h) ⁽¹⁾
OPA2111AM-BI	TO-99	-25°C to +85°C	+125°C
OPA2111BM-BI	TO-99	-25°C to +85°C	+125°C
OPA2111KM-BI	TO-99	0°C to +70°C	+125°C
OPA2111SM-BI	TO-99	-55°C to +125°C	+125°C
OPA2111KP-BI	Plastic	0°C to +70°C	+85°C

NOTE: (1) Or equivalent combination of time and temperature.


ABSOLUTE MAXIMUM RATINGS

Supply	±18VDC
Internal Power Dissipation ($T_J \leq +175^\circ\text{C}$)	500mW
Differential Input Voltage	Total V_{OC}
Input Voltage Range	± V_{OC}
Storage Temperature Range: "M" Package	-65°C to +150°C
"P" Package	-40°C to +85°C


Operating Temperature Range: "M" Package	-55°C to +125°C
"P" Package	-40°C to +85°C
Lead Temperature (soldering, 10s)	+300°C
Output Short Circuit to ground (+25°C)	Continuous
Junction Temperature	+175°C

MECHANICAL

'M' Package—TO-99 (Hermetic)















'P' Package—Plastic DIP















TYPICAL PERFORMANCE CURVES

$T_A = +25^\circ\text{C}$, $V_{OC} = \pm 15\text{VDC}$ unless otherwise noted.









APPLICATIONS INFORMATION

OFFSET VOLTAGE ADJUSTMENT

The OPA2111 offset voltage is laser-trimmed and will require no further trim for most applications.

Offset voltage can be trimmed by summing (see Figure 1). With this trim method there will be no degradation of input offset drift.




FIGURE 1. Offset Voltage Trim.

INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET® amplifiers can be destroyed by the loss of $-V_{CC}$.

Because of its dielectric isolation, no special protection is needed on the OPA2111. Of course, the differential and common-mode voltage limits should be observed.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.

GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA2111. To avoid leakage problems, it is recommended that the signal input lead of the OPA2111 be wired to a Teflon standoff. If the OPA2111 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential (see Figure 2).

NOISE: FET VERSUS BIPOLAR

Low noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases, so consider the effect of source resistance on overall operational amplifier noise performance. At low source impedances, the low voltage noise of a bipolar operational amplifier is superior, but at higher impedances




FIGURE 2. Connection of Input Guard.

the high current noise of a bipolar amplifier becomes a serious liability. Above about $15k\Omega$ the OPA2111 will have lower total noise than an OP-27 (see Figure 3).




FIGURE 3. Voltage Noise Spectral Density Versus Source Resistance.

BIAS CURRENT CHANGE VERSUS COMMON-MODE VOLTAGE

The input bias currents of most popular BIFET® operational amplifiers are affected by common-mode voltage (Figure 4). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely-low bias current of the OPA2111 is not compromised by common-mode voltage.

BURN-IN SCREENING

Burn-in screening is an option available for the models indicated in the Ordering Information table. Burn-in duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).




FIGURE 4. Input Bias Current Versus Common-Mode Voltage.

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "BI" to the base model number.

APPLICATIONS CIRCUITS

Figures 5 through 13 are circuit diagrams of various applications for the OPA2111.




FIGURE 5. Auto-Zero Amplifier.




FIGURE 6. Sensitive Photodiode Amplifier.




FIGURE 7. Low-Droop Positive Peak Detector.




FIGURE 8. 'N' Stage Parallel-Input Amplifier.




FIGURE 9. 10Hz Fourth-Order Butterworth Low-Pass Filter.




FIGURE 10. FET Input Instrumentation Amplifier.




FIGURE 11. High-Impedance 60Hz Reject Filter with Gain.




FIGURE 12. RIAA Equalized Stereo Preamplifier.




FIGURE 13. Precision Instrumentation Amplifier.