

### General Description

The ICS83PN161I is LVPECL output synthesizer designed for converting forward-error correction (FEC) clock frequencies in 10 Gb Ethernet LAN/WAN transport applications. The device is optimized for an input frequency of 156.25MHz and supports four FEC rate conversions: 33/32, 255/237, 255/238 and 235/236. The conversion rate is pin-selectable and one of four rates are supported at a time. In the default configuration, an input clock of 156.25MHz is converted to an output clock of 168.8294492MHz (255/236).

The device uses IDT's fourth Generation of FemtoClock® NG technology to deliver low phase noise clocks combined with a low power consumption. The RMS phase jitter at 168.8294492MHz output frequency is 0.533ps (12kHz-20MHz integration range).


### Features

- Fourth Generation FemtoClock® Next Generation (NG) technology
- Footprint compatible with 5mm x 7mm differential oscillators
- 10 Gb Ethernet LAN/WAN FEC clock converter
- Supports 33/32, 255/237, 255/238, 255/236 rate conversions
- Optimized for an input clock frequency of 156.25MHz
- One differential LVPECL output pair
- CLK, nCLK input pair can accept the following levels: HCSL, LVDS, LVPECL, LVHSTL and SSTL
- Output frequency range: 161.1328125MHz – 168.8294492MHz
- VCO range: 2.0GHz – 2.5GHz
- Cycle-to-cycle jitter: 18ps (typical)
- RMS phase jitter, 12kHz – 20MHz: 0.533ps (typical)
- Full 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

### Frequency Select Table

| FSEL[1:0]     | Input  | Output Frequency (MHz) | FEC Rate |
|---------------|--------|------------------------|----------|
| 0 0           | 156.25 | 161.1328125            | 33/32    |
| 0 1           | 156.25 | 168.1170886            | 255/237  |
| 1 0           | 156.25 | 167.4107143            | 255/238  |
| 1 1 (default) | 156.25 | 168.8294492            | 255/236  |

### Pin Assignment



ICS83PN161I


10-Lead VFQFN

5mm x 7mm x 1mm package body

K Package

Top View

### Block Diagram



**Table 1. Pin Descriptions**

| Number | Name            | Type    |                     | Description                                                                                                                                               |
|--------|-----------------|---------|---------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1      | OE              | Input   | Pullup              | Output enable. External pullup required for normal operation. LVCMOS/LVTTL interface levels.                                                              |
| 2      | Reserved        | Reserve |                     | Reserved pin. Do not connect.                                                                                                                             |
| 3      | V <sub>EE</sub> | Power   |                     | Negative supply pin.                                                                                                                                      |
| 4      | nCLK            | Input   | Pullup/<br>Pulldown | Inverting differential clock input. V <sub>CC</sub> /2 default when left floating                                                                         |
| 5      | CLK             | Input   | Pulldown            | Non-inverting differential clock input.                                                                                                                   |
| 6, 7   | Q, nQ           | Output  |                     | Differential output pair. LVPECL interface levels.                                                                                                        |
| 8      | V <sub>CC</sub> | Power   |                     | Power supply pin.                                                                                                                                         |
| 9      | FSEL0           | Input   | Pullup              | Feedback control inputs. Sets the output divider value to one of four values. LVCMOS/LVTTL interface levels. See <i>Frequency Select Table</i> on page 1. |
| 10     | FSEL1           | Input   | Pullup              | Feedback control inputs. Sets the output divider value to one of four values. LVCMOS/LVTTL interface levels. See <i>Frequency Select Table</i> on page 1. |

NOTE: *Pullup* and *Pulldown* refer to internal input resistors. See Table 2, *Pin Characteristics*, for typical values.

**Table 2. Pin Characteristics**

| Symbol                | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------|-----------------|---------|---------|---------|-------|
| C <sub>IN</sub>       | Input Capacitance       |                 |         | 3.5     |         | pF    |
| R <sub>PULLUP</sub>   | Input Pullup Resistor   |                 |         | 51      |         | kΩ    |
| R <sub>PULLDOWN</sub> | Input Pulldown Resistor |                 |         | 51      |         | kΩ    |

## Function Table

**Table 3. P, M, N Divider Function Table**

| FSEL[1:0]     | P Divider | M Divider    | N Divider | Input Frequency (MHz) | Output Frequency (MHz) |
|---------------|-----------|--------------|-----------|-----------------------|------------------------|
| 0 0           | ÷2        | ÷28.87500000 | ÷14       | 156.25                | 161.1328125            |
| 0 1           | ÷2        | ÷30.12658228 | ÷14       | 156.25                | 168.1170886            |
| 1 0           | ÷2        | ÷25.71428571 | ÷12       | 156.25                | 167.4107143            |
| 1 1 (default) | ÷2        | ÷25.93220339 | ÷12       | 156.25                | 168.8294492            |

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item                                                  | Rating                   |
|-------------------------------------------------------|--------------------------|
| Supply Voltage, $V_{CC}$                              | 3.63V                    |
| Inputs, $V_I$                                         | -0.5V to $V_{CC} + 0.5V$ |
| Outputs, $I_O$<br>Continuous Current<br>Surge Current | 50mA<br>100mA            |
| Package Thermal Impedance, $\theta_{JA}$              | 39.2°C/W (0 mps)         |
| Storage Temperature, $T_{STG}$                        | -65°C to 150°C           |

## DC Electrical Characteristics

**Table 4A. Power Supply DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^\circ C$  to  $85^\circ C$**

| Symbol   | Parameter            | Test Conditions | Minimum | Typical | Maximum | Units |
|----------|----------------------|-----------------|---------|---------|---------|-------|
| $V_{CC}$ | Power Supply Voltage |                 | 3.135   | 3.3     | 3.465   | V     |
| $I_{EE}$ | Power Supply Current |                 |         |         | 189     | mA    |

**Table 4B. Power Supply DC Characteristics,  $V_{CC} = 2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^\circ C$  to  $85^\circ C$**

| Symbol   | Parameter            | Test Conditions | Minimum | Typical | Maximum | Units |
|----------|----------------------|-----------------|---------|---------|---------|-------|
| $V_{CC}$ | Power Supply Voltage |                 | 2.375   | 2.5     | 2.625   | V     |
| $I_{EE}$ | Power Supply Current |                 |         |         | 182     | mA    |

**Table 4C. LVCMOS/LVTTL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^\circ C$  to  $85^\circ C$**

| Symbol   | Parameter          | Test Conditions                                         | Minimum | Typical | Maximum        | Units   |
|----------|--------------------|---------------------------------------------------------|---------|---------|----------------|---------|
| $V_{IH}$ | Input High Voltage | $V_{CC} = 3.465V$                                       | 2       |         | $V_{CC} + 0.3$ | V       |
|          |                    | $V_{CC} = 2.625V$                                       | 1.7     |         | $V_{CC} + 0.3$ | V       |
| $V_{IL}$ | Input Low Voltage  | $V_{CC} = 3.465V$                                       | -0.3    |         | 0.8            | V       |
|          |                    | $V_{CC} = 2.625V$                                       | -0.3    |         | 0.7            | V       |
| $I_{IH}$ | Input High Current | FSEL[1:0] $V_{CC} = V_{IN} = 3.465V$ or $2.625V$        |         |         | 5              | $\mu A$ |
| $I_{IL}$ | Input Low Current  | FSEL[1:0] $V_{CC} = 3.465V$ or $2.625V$ , $V_{IN} = 0V$ | -150    |         |                | $\mu A$ |

**Table 4D. Differential DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$** 

| Symbol    | Parameter                         |           | Test Conditions                                  | Minimum  | Typical | Maximum         | Units   |
|-----------|-----------------------------------|-----------|--------------------------------------------------|----------|---------|-----------------|---------|
| $I_{IH}$  | Input High Current                | CLK, nCLK | $V_{CC} = V_{IN} = 3.465V$ or $2.625V$           |          |         | 150             | $\mu A$ |
| $I_{IL}$  | Input Low Current                 | CLK       | $V_{IN} = 0V$ ,<br>$V_{CC} = 3.465V$ or $2.625V$ | -5       |         |                 | $\mu A$ |
|           |                                   | nCLK      | $V_{IN} = 0V$ ,<br>$V_{CC} = 3.465V$ or $2.625V$ | -150     |         |                 | $\mu A$ |
| $V_{PP}$  | Peak-to-Peak Voltage              |           |                                                  | 0.15     |         | 1.3             | V       |
| $V_{CMR}$ | Common Mode Input Voltage; NOTE 1 |           |                                                  | $V_{EE}$ |         | $V_{CC} - 0.85$ | V       |

NOTE 1: Common mode input voltage is defined as the crossing point.

**Table 4E. LVPECL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$** 

| Symbol      | Parameter                         | Test Conditions | Minimum        | Typical | Maximum        | Units |
|-------------|-----------------------------------|-----------------|----------------|---------|----------------|-------|
| $V_{OH}$    | Output High Voltage; NOTE 1       |                 | $V_{CC} - 1.4$ |         | $V_{CC} - 0.8$ | V     |
| $V_{OL}$    | Output Low Voltage; NOTE 1        |                 | $V_{CC} - 2.0$ |         | $V_{CC} - 1.6$ | V     |
| $V_{SWING}$ | Peak-to-Peak Output Voltage Swing |                 | 0.6            |         | 1.0            | V     |

NOTE 1: Outputs termination with  $50\Omega$  to  $V_{CC} - 2V$ .

## AC Electrical Characteristics

**Table 5A. AC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^\circ C$  to  $85^\circ C$**

| Symbol                  | Parameter                         | Test Conditions                                  | Minimum     | Typical | Maximum     | Units |
|-------------------------|-----------------------------------|--------------------------------------------------|-------------|---------|-------------|-------|
| $f_{MAX}$               | Output Frequency                  |                                                  | 161.1328125 |         | 168.8294492 | MHz   |
| $\text{jit(cc)}$        | Cycle-to-Cycle Jitter; NOTE 1     |                                                  |             | 18      | 30          | ps    |
| $\text{jit}(\emptyset)$ | RMS Phase Jitter (Random); NOTE 2 | 161.1328125MHz, Integration Range: 12kHz – 20MHz |             | 0.533   | 0.69        | ps    |
| $t_R / t_F$             | Output Rise/Fall Time             | 20% to 80%                                       | 150         |         | 450         | ps    |
| odc                     | Output Duty Cycle                 |                                                  | 49          |         | 51          | %     |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Refer to the Phase Noise plot.

**Table 5B. AC Characteristics,  $V_{CC} = 2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = -40^\circ C$  to  $85^\circ C$**


| Symbol                  | Parameter                         | Test Conditions                                  | Minimum     | Typical | Maximum     | Units |
|-------------------------|-----------------------------------|--------------------------------------------------|-------------|---------|-------------|-------|
| $f_{MAX}$               | Output Frequency                  |                                                  | 161.1328125 |         | 168.8294492 | MHz   |
| $\text{jit(cc)}$        | Cycle-to-Cycle Jitter; NOTE 1     |                                                  |             | 18      | 30          | ps    |
| $\text{jit}(\emptyset)$ | RMS Phase Jitter (Random); NOTE 2 | 161.1328125MHz, Integration Range: 12kHz – 20MHz |             | 0.533   | 0.69        | ps    |
| $t_R / t_F$             | Output Rise/Fall Time             | 20% to 80%                                       | 100         |         | 500         | ps    |
| odc                     | Output Duty Cycle                 |                                                  | 49          |         | 51          | %     |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 2: Refer to the Phase Noise plot.


# Typical Phase Noise at 161.1328125MHz




## Parameter Measurement Information




3.3V LVPECL Output Load AC Test Circuit




2.5V LVPECL Output Load AC Test Circuit




Differential Input Level



Output Duty Cycle/Pulse Width/Period




Cycle-to-Cycle Jitter



RMS Phase Jitter

## Parameter Measurement Information, continued



Output Rise/Fall Time

## Application Information

### Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{CC}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_{REF}$  in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{CC} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_{REF}$  at 1.25V. The values below are for when both the single ended swing and  $V_{CC}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver ( $R_o$ ) and the series resistance ( $R_s$ ) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission

line impedance. For most 50Ω applications, R3 and R4 can be 100Ω. The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{IL}$  cannot be less than -0.3V and  $V_{IH}$  cannot be more than  $V_{CC} + 0.3V$ . Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.





Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels




## Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL and other differential signals. Both  $V_{\text{SWING}}$  and  $V_{\text{OH}}$  must meet the  $V_{\text{PP}}$  and  $V_{\text{CMR}}$  input requirements. *Figures 2A to 2E* show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult


with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 2A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




**Figure 2A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver**




**Figure 2B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver**



**Figure 2C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver**



**Figure 2D. CLK/nCLK Input Driven by a 3.3V LVDS Driver**




**Figure 2E. CLK/nCLK Input Driven by a 2.5V SSTL Driver**

## VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 3*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as “heat pipes”. The number of vias (i.e. “heat pipes”) are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.



**Figure 3. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)**

## Recommendations for Unused Input Pins

### Inputs:

#### LVCMOS Control Pins

For the control pins that have internal pullups; additional resistance is not required but can be added for additional protection. A 1kΩ resistor can be used.

## Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible signals. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion.

*Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 4A. 3.3V LVPECL Output Termination




Figure 4B. 3.3V LVPECL Output Termination

## Termination for 2.5V LVPECL Outputs

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{CC} - 2V$ . For  $V_{CC} = 2.5V$ , the  $V_{CC} - 2V$  is very close to ground

level. The R3 in Figure 5B can be eliminated and the termination is shown in Figure 5C.




Figure 5A. 2.5V LVPECL Driver Termination Example




Figure 5B. 2.5V LVPECL Driver Termination Example




Figure 5C. 2.5V LVPECL Driver Termination Example

# Schematic Example

Figure 6 shows an example of ICS83PN1611 application schematic. In this example, the device is operated at  $V_{CC} = 3.3V$ . The input is driven by either a 3.3V LVPECL or LVDS driver. Two examples of LVPECL termination are shown in this schematic. Additional

termination approaches are shown in the *LVPECL Termination Application NOTE*. The decoupling capacitors should be located as close as possible to the power pin.




Figure 6. ICS83PN1611 Schematic Example

## Power Considerations

This section provides information on power dissipation and junction temperature for the ICS83PN161I. Equations and example calculations are also provided.

### 1. Power Dissipation.

The total power dissipation for the ICS83PN161I is the sum of the core power plus the power dissipation in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipation in the load.

- Power (core)<sub>MAX</sub> =  $V_{CC\_MAX} * I_{EE\_MAX} = 3.465V * 189mA = \mathbf{654.885mW}$
- Power (outputs)<sub>MAX</sub> = **32mW/Loaded Output pair**

**Total Power**<sub>MAX</sub> (3.3V, with all outputs switching) =  $654.885mW + 32mW = \mathbf{686.68mW}$

### 2. Junction Temperature.

Junction temperature,  $T_j$ , is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature,  $T_j$ , to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for  $T_j$  is as follows:  $T_j = \theta_{JA} * Pd\_total + T_A$

$T_j$  = Junction Temperature

$\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

$Pd\_total$  = Total Device Power Dissipation (example calculation is in section 1 above)

$T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 39.2°C/W per Table 6 below.

Therefore,  $T_j$  for an ambient temperature of 85°C with all outputs switching is:

$$85^\circ C + 0.687W * 39.2^\circ C/W = 111.9^\circ C. \text{ This is well below the limit of } 125^\circ C.$$

This calculation is only an example.  $T_j$  will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).


**Table 6. Thermal Resistance  $\theta_{JA}$  for 10 Lead VFQFN, Forced Convection**

| $\theta_{JA}$ by Velocity                   |          |
|---------------------------------------------|----------|
| Meters per Second                           | 0        |
| Multi-Layer PCB, JEDEC Standard Test Boards | 39.2°C/W |

### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

The LVPECL output driver circuit and termination are shown in *Figure 7*.



**Figure 7. LVPECL Driver Circuit and Termination**

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of  $V_{CC} - 2V$ .

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} - 0.8V$   
 $(V_{CC\_MAX} - V_{OH\_MAX}) = 0.8V$
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} - 1.6V$   
 $(V_{CC\_MAX} - V_{OL\_MAX}) = 1.6V$

$Pd\_H$  is power dissipation when the output drives high.

$Pd\_L$  is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 0.8V)/50\Omega] * 0.8V = \mathbf{19.2mW}$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.6V)/50\Omega] * 1.6V = \mathbf{12.8mW}$$

Total Power Dissipation per output pair =  $Pd\_H + Pd\_L = \mathbf{32mW}$

## Reliability Information

**Table 7.  $\theta_{JA}$  vs. Air Flow Table for a 10 Lead VFQFN**

| $\theta_{JA}$ vs. Air Flow                  |          |
|---------------------------------------------|----------|
| Meters per Second                           | 0        |
| Multi-Layer PCB, JEDEC Standard Test Boards | 39.2°C/W |


## Transistor Count

The transistor count for ICS83PN161I is: 42,520



# Package Outline

Package Outline - K Suffix for 10-Lead VFQFN



FOR REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES.

|            |                     |             |  |                                                                       |
|------------|---------------------|-------------|--|-----------------------------------------------------------------------|
| DRAFT<br>1 | ORIGINATOR          | ZAHROL      |  | DWG. NO : PKGML00305                                                  |
|            | ENGINEERING MANAGER |             |  | MLP QUAD<br>PACKAGE OUTLINE<br>5.00x7.00 MLPQ 10LD<br>1.00/2.54 Pitch |
|            | TOOLING MANAGER     | ARAVEN      |  |                                                                       |
|            | TECH. SALES MANAGER | KANDA       |  |                                                                       |
|            | DATE                | 2007-APR-18 |  | Page 1 Of 4                                                           |

# Package Outline, continued


## Package Outline - K Suffix for 10-Lead VFQFN

| COMMON DIMENSION |                                |  |  |  |  |  |
|------------------|--------------------------------|--|--|--|--|--|
|                  | TOLERANCE OF FORM AND POSITION |  |  |  |  |  |
| aaa              | 0.15                           |  |  |  |  |  |
| bbb              | 0.10                           |  |  |  |  |  |
| ccc              | 0.10                           |  |  |  |  |  |

| COMMON DIMENSION |               |      |      |
|------------------|---------------|------|------|
| SYMBOL           | V : Very thin |      |      |
|                  | MIN           | NOM  | MAX  |
| A                | 0.80          | 0.90 | 1.00 |
| A1               | 0.00          | 0.02 | 0.05 |
| NOTES            | 1, 2          | 1, 2 | 1, 2 |

| Summary Table        |            |           |                          |           |
|----------------------|------------|-----------|--------------------------|-----------|
| Lead Pitch (e1 & e2) | Lead Count | Body Size | Very Very Thin Variation | Pin #1 ID |
| 1.00/2.54            | 10         | 5.00X7.00 | VNJR-1                   | R0.30     |

FOR REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES.

|                |                     |             |                                                                                      |                                                                               |
|----------------|---------------------|-------------|--------------------------------------------------------------------------------------|-------------------------------------------------------------------------------|
| DRAFT<br><br>1 | ORIGINATOR          | ZAHRUL      |  | DWG. NO : PKGML00305                                                          |
|                | ENGINEERING MANAGER |             |                                                                                      | <b>MLP QUAD<br/>PACKAGE OUTLINE</b><br>5.00x7.00 MLPQ 10LD<br>1.00/2.54 Pitch |
|                | TOOLING MANAGER     | ARAVEN      |                                                                                      |                                                                               |
|                | TECH. SALES MANAGER | KANDA       |                                                                                      |                                                                               |
|                | DATE                | 2007-APR-18 |                                                                                      | PAGE: 2 of 4                                                                  |


# Package Outline, continued

## Package Outline - K Suffix for 10-Lead VFQFN

### NOTE:

1. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
2. All dimensions are in millimeters, angles are in degrees(°).
3. N is the total number of terminals.
4. The location of the terminal #1 identifier and terminal numbering convention conforms to JEDEC publication 95 SPP-002.
5. ND and NE refer to the number of terminals on each D and E side respectively.
6. NJR refers to NON JEDEC REGISTERED
7. Dimension b applies to metallized terminal and is measured between 0.10mm and 0.30mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension b should not be measured in that radius area.
8. Coplanarity applies to the terminals and all other bottom surface metallization.
9. Drawing shown are for illustration only.

FOR REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES.


|            |                     |             |                                                                                      |                                                                       |
|------------|---------------------|-------------|--------------------------------------------------------------------------------------|-----------------------------------------------------------------------|
| DRAFT<br>1 | ORIGINATOR          | ZAHRUL      |  | DWG. NO : PKGML00305                                                  |
|            | ENGINEERING MANAGER |             |                                                                                      | MLP QUAD<br>PACKAGE OUTLINE<br>5.00x7.00 MLPQ 10LD<br>1.00/2.54 Pitch |
|            | TOOLING MANAGER     | ARAVEN      |                                                                                      |                                                                       |
|            | TECH. SALES MANAGER | KANDA       |                                                                                      |                                                                       |
|            | DATE                | 2007-APR-18 |                                                                                      | PAGE: 3 of 4                                                          |

# Package Outline, continued

## Package Outline - K Suffix for 10-Lead VFQFN

| Variation<br>Symbol |     | VNJR-1 |  |  |  |  |  |  |  |  | Note |
|---------------------|-----|--------|--|--|--|--|--|--|--|--|------|
| D BSC               |     | 5.00   |  |  |  |  |  |  |  |  |      |
| E BSC               |     | 7.00   |  |  |  |  |  |  |  |  |      |
| b1                  | MIN | 0.35   |  |  |  |  |  |  |  |  |      |
|                     | NOM | 0.40   |  |  |  |  |  |  |  |  |      |
|                     | MAX | 0.45   |  |  |  |  |  |  |  |  |      |
| b2                  | MIN | 1.35   |  |  |  |  |  |  |  |  |      |
|                     | NOM | 1.40   |  |  |  |  |  |  |  |  |      |
|                     | MAX | 1.45   |  |  |  |  |  |  |  |  |      |
| D2                  | MIN | 1.55   |  |  |  |  |  |  |  |  |      |
|                     | NOM | 1.70   |  |  |  |  |  |  |  |  |      |
|                     | MAX | 1.80   |  |  |  |  |  |  |  |  |      |
| E2                  | MIN | 3.55   |  |  |  |  |  |  |  |  |      |
|                     | NOM | 3.70   |  |  |  |  |  |  |  |  |      |
|                     | MAX | 3.80   |  |  |  |  |  |  |  |  |      |
| L1                  | MIN | 0.45   |  |  |  |  |  |  |  |  |      |
|                     | NOM | 0.55   |  |  |  |  |  |  |  |  |      |
|                     | MAX | 0.65   |  |  |  |  |  |  |  |  |      |
| L2                  | MIN | 1.00   |  |  |  |  |  |  |  |  |      |
|                     | NOM | 1.10   |  |  |  |  |  |  |  |  |      |
|                     | MAX | 1.20   |  |  |  |  |  |  |  |  |      |
| N                   |     | 10     |  |  |  |  |  |  |  |  |      |
| ND                  |     | 2      |  |  |  |  |  |  |  |  |      |
| NE                  |     | 3      |  |  |  |  |  |  |  |  |      |
| NOTES               |     | -      |  |  |  |  |  |  |  |  |      |
| PAD DESIGN          |     | -      |  |  |  |  |  |  |  |  |      |

FOR REVISION UPDATE PLEASE REFER TO HISTORY OF CHANGES.

|                |                     |             |                                                                                      |                                                                       |
|----------------|---------------------|-------------|--------------------------------------------------------------------------------------|-----------------------------------------------------------------------|
| DRAFT<br><br>1 | ORIGINATOR          | ZAHRUL      |  | DWG. NO : PKGML00305                                                  |
|                | ENGINEERING MANAGER |             |                                                                                      | MLP QUAD<br>PACKAGE OUTLINE<br>5.00x7.00 MLPQ 10LD<br>1.00/2.54 Pitch |
|                | TOOLING MANAGER     | ARAVEN      |                                                                                      |                                                                       |
|                | TECH. SALES MANAGER | KANDA       |                                                                                      |                                                                       |
|                | DATE                | 2007-APR-18 |                                                                                      | PAGE: 4 of 4                                                          |

## Ordering Information

Table 9. Ordering Information

| Part/Order Number | Marking      | Package                   | Shipping Packaging | Temperature   |
|-------------------|--------------|---------------------------|--------------------|---------------|
| 83PN161AKILF      | ICS3PN161AIL | "Lead-Free" 10 Lead VFQFN | Tray               | -40°C to 85°C |
| 83PN161AKILFT     | ICS3PN161AIL | "Lead-Free" 10Lead VFQFN  | 2500 Tape & Reel   | -40°C to 85°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

## Revision History Sheet

| Rev | Table          | Page       | Description of Change                                                                                                                 | Date    |
|-----|----------------|------------|---------------------------------------------------------------------------------------------------------------------------------------|---------|
| B   | T4D            | 4          | Differential DC Characteristics Table - changed $V_{CMR}$ min. from $V_{EE} + 0.5$ to $V_{EE}$ .                                      | 3/15/10 |
|     |                | 7          | Updated NOTES.                                                                                                                        |         |
|     |                | 8          | Parameter Measurement Information section - updated <i>Differential Input Level</i> diagram.                                          |         |
|     |                | 13         | Updated <i>Wiring the Differential Inputs to Accept Single-ended Levels</i> section.<br>Added Schematic Layout section.               |         |
| C   | T3<br>T5A, T5B | 1          | Frequency Select Table - updated Output Frequency Column (extended decimal).                                                          | 5/17/10 |
|     |                | 2          | Function Table - updated M Divider and Output Frequency Columns (extended decimal).                                                   |         |
|     |                | 5          | AC Tables - updated Output Frequency rows (extended decimal).                                                                         |         |
| C   |                | 3<br>16-19 | Supply Voltage, $V_{CC}$ . Rating changed from 4.5V min. to 3.63V per Errata NEN-11-03.<br>Updated 10-Lead VFQFN package information. | 7/6/11  |
|     |                |            |                                                                                                                                       |         |



## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.