













CDCE913-Q1, CDCEL913-Q1

SCAS918C -JUNE 2013-REVISED NOVEMBER 2016

CDCEx913-Q1 Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs

1 Features

- · Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grades
 - Grade 1 For CDCE913-Q1: -40°C to +125°C Ambient Operating Temperature
 - Grade 3 For CDCEL913-Q1: -40°C to +85°C Ambient Operating Temperature
 - Device HBM ESD Classification Level H2
 - Device CDM ESD Classification Level C6
- In-System Programmability and EEPROM
 - Serial Programmable Volatile Register
 - Nonvolatile EEPROM to Store Customer Settings
- Flexible Input Clocking Concept
 - External Crystal: 8 MHz to 32 MHz
 - On-Chip VCXO: Pull Range ±150 ppm
 - Single-Ended LVCMOS up to 160 MHz
- Free Selectable Output Frequency up to 230 MHz
- Low-Noise PLL Core
 - PLL Loop Filter Components Integrated
 - Low Period Jitter (Typical 50 ps)
- Separate Output Supply Pins
 - CDCE913-Q1: 3.3 V and 2.5 V
 - CDCEL913-Q1: 1.8 V
- Flexible Clock Driver
 - Three User-Definable Control Inputs [S0, S1, S2], for Example, SSC Selection, Frequency Switching, Output Enable, or Power Down
 - Generates Highly Accurate Clocks for Video, Audio, USB, IEEE1394, RFID, Bluetooth[®], WLAN, Ethernet, and GPS
 - Generates Common Clock Frequencies Used With TI-DaVinci™, OMAP™, DSPs
 - Programmable SSC Modulation
 - Enables 0-PPM Clock Generation
- 1.8-V Device Power Supply
- Packaged in TSSOP
- Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock™)

2 Applications

- Clusters
- Head Units
- Navigation Systems
- Advanced Driver Assistance Systems (ADAS)

3 Description

The CDCE913-Q1 and CDCEL913-Q1 devices are modular, phase-locked loop (PLL) based programmable clock synthesizers. These devices provide flexible and programmable options, such as output clocks, input signals, and control pins, so that the user can configure the CDCEx913-Q1 for their own specifications.


The CDCEx913-Q1 generates up to three output clocks from a single input frequency to enable both board space and cost savings. Additionally, with multiple outputs, the clock generator can replace multiple crystals with one clock generator. This makes the device well-suited for head unit and telematics applications in infotainment and camera systems in ADAS as these platforms are evolving into smaller and more cost effective systems.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
CDCE913-Q1	TCCOD (4.4)	5.00 mm × 4.40 mm	
CDCEL913-Q1	TSSOP (14)	5.00 mm x 4.40 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Copyright © 2016, Texas Instruments Incorporated



Table of Contents

1	Features 1		10.4 Device Functional Modes	. 15
2	Applications 1		10.5 Programming	. 16
3	Description 1		10.6 Register Maps	. 17
4	Revision History2	11	Application and Implementation	21
5	Description (Continued)4		11.1 Application Information	. 21
6	Device Comparison Table4		11.2 Typical Application	. 21
7	•	12	Power Supply Recommendations	26
•	Pin Configuration and Functions		Layout	
8	Specifications		13.1 Layout Guidelines	
	8.1 Absolute Maximum Ratings		13.2 Layout Example	. 27
	8.2 ESD Ratings	14	Device and Documentation Support	
	8.3 Recommended Operating Conditions		14.1 Documentation Support	
	8.4 Thermal Information		14.2 Related Links	
	8.5 Electrical Characteristics		14.3 Receiving Notification of Documentation Updates	28
	8.6 Timing Requirements		14.4 Community Resources	. 28
^	• • • • • • • • • • • • • • • • • • • •		14.5 Trademarks	
9	Parameter Measurement Information		14.6 Electrostatic Discharge Caution	. 28
10	Detailed Description		14.7 Glossary	
	10.1 Overview	15	Mechanical, Packaging, and Orderable	
	10.2 Functional Block Diagram			30
	10.3 Feature Description			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	hanges from Revision B (September 2016) to Revision C	Page
•	Clarified different temperature range for the CDCEL913-Q1 device	
•	Deleted old table notes from the <i>Thermal Information</i> table	

Changes from Revision A (June 2013) to Revision B

Page

1

•	Added Feature Description section, Device Functional Modes, Application and Implementation section, Power
	Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical,
	Packaging, and Orderable Information section
•	Changed ESD Ratings: Human-body model (HBM) from 2500 V to 2000 V and Charged-device model (CDM) from 500 V to 1000 V
•	Changed second S to Sr in Byte Read Protocol

Changes from Original (June 2013) to Revision A

Page

•	Added ESD ratings	. 6
•	Changed I _{DDPD} typical From: 20 To: 30	. 7
•	Changed I _I LVCMOS input current value from typical to maximum	. 7
•	Changed I _{IH} LVCMOS input current for S0, S1, and S2 value from typical to maximum	. 7
•	Changed I _{IL} LVCMOS input current for S0, S1, and S2 value from typical to maximum	. 7
•	Changed Test Load for 50-Ω Board Environment	11
•	Changed Output Selection From: (Y2, Y9) To: (Y2, Y3)	13
•	Changed text note for Block Write Protocol	17

Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated



SCAS918C -JUNE 2013-REVISED NOVEMBER 2016

www.ti.com



Copyright © 2013–2016, Texas Instruments Incorporated



5 Description (Continued)

Furthermore, each output can be programmed in-system for any clock frequency up to 230 MHz through the integrated, configurable PLL. The PLL also supports spread-spectrum clocking (SSC) with programmable down and center spread. This provides better electromagnetic interference (EMI) performance to enable customers to pass industry standards such as CISPR-25.

Customization of frequency programming and SSC are accessed using three, user-defined control pins. This eliminates the need to use an additional interface to control the clock. Specific power-up and power-down sequences can also be defined to the user's needs.

6 Device Comparison Table

DEVICE	SUPPLY (V)	PLL	OUTPUT
CDCE913-Q1	2.5 to 3.3	1	3
CDCEL913-Q1	1.8	1	3
CDCE937-Q1	2.5 to 3.3	3	7
CDCEL937-Q1	1.8	3	7
CDCE949-Q1	2.5 to 3.3	4	9
CDCEL949-Q1	1.8	4	9


Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated



7 Pin Configuration and Functions





Pin Functions

PIN TYPE(1)		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
GND	5, 10	G	Ground
SCL/S2	12	I	SCL: serial clock input LVCMOS (default configuration), 500 k Ω internal pullup; or S2: user-programmable control input, LVCMOS input, 500-k Ω internal pullup
SDA/S1 13 I/O or I SDA: bidirectional serial data input/output (default configuration), LVCMOS internal pullup; or S1: user-programmable control input, LVCMOS input, 500-kΩ internal pullup			
S0	2	I	User-programmable control input S0, LVCMOS input, 500-kΩ internal pullup
V _{ctr}	4	I	VCXO control voltage (leave open or pull up when not used)
V_{DD}	3	Р	1.8-V power supply for the device
.,	б, 7	Р	CDCE913-Q1: 3.3-V or 2.5-V supply for all outputs
V _{DDOUT}		P	CDCEL913-Q1: 1.8-V supply for all outputs
Xin/CLK	1	I	Crystal oscillator input or LVCMOS clock input (selectable through the I ² C bus)
Xout	14	0	Crystal oscillator output (leave open or pull up when not used)
Y1	11	0	LVCMOS output
Y2	9	0	LVCMOS output
Y3	8	0	LVCMOS output

(1) G = Ground, I = Input, O = Output, P = Power



8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V_{DD}	Supply voltage		-0.5	2.5	V
V	Output clocks supply voltage CDCEL913-Q1 CDCE913-Q1	CDCEL913-Q1	-0.5	V_{DD}	V
V _{DDOUT}		-0.5	3.6 + 0.5	V	
VI	Input voltage (2)(3)	·	-0.5	V _{DD} + 0.5	V
Vo	Output voltage (2)		-0.5	$V_{DDOUT} + 0.5$	V
I _I	Input current $(V_I < 0, V_I > V_{DD})$			20	mA
Io	Continuous output current			50	mA
TJ	Maximum junction temperature			125	°C
T _{stg}	Storage temperature		-65	150	C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 ⁽²⁾	±1000	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

8.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V_{DD}	Device supply voltage		1.7	1.8	1.9	V
	Output Yx supply voltage, V _{DDOUT}	CDCE913-Q1	2.3		3.6	V
Vo		CDCEL913-Q1	1.7		1.9	V
V _{IL}	Low-level input voltage, LVCMOS				$0.3 \times V_{DD}$	V
V _{IH}	High-level input voltage, LVCMOS		$0.7 \times V_{DD}$			V
V _{I(thresh)}	Input voltage threshold, LVCMOS			$0.5 \times V_{DD}$		V
		S0	0		1.9	
$V_{I(S)}$	Input voltage	S1, S2, SDA, SCL $(V_{l(thresh)} = 0.5 V_{DD})$	0		3.6	V
V _{I(CLK)}	Input voltage range CLK		0		1.9	V
		V _{DDOUT} = 3.3 V			±12	
I_{OH} , I_{OL}	Output current	$V_{DDOUT} = 2.5 V$			±10	mA
		V _{DDOUT} = 1.8 V			±8	
C _L	Output load, LVCMOS				15	pF
_	Operating ambient temperature	CDCE913-Q1	-40		125	°C
T _A	Operating ambient temperature	CDCEL913-Q1	-40		85	30

Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated

⁽²⁾ The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

⁽³⁾ SDA and SCL can go up to 3.6 V as stated in the Recommended Operating Conditions table.

⁽²⁾ Charged-device model ESD rating for corner pins is 750 V.



Recommended Operating Conditions (continued)

		MIN	NOM	MAX	UNIT
CRYSTA	L AND VCXO SPECIFICATIONS ⁽¹⁾				
f _{Xtal}	Crystal input frequency (fundamental mode)	8	27	32	MHz
ESR	Effective series resistance			100	Ω
f _{PR}	Pulling range $(0 \text{ V} \le \text{V}_{ctr} \le 1.8 \text{ V})^{(2)}$	±120	±150		ppm
V _{ctr}	Frequency control voltage	0		V_{DD}	V
C ₀ / C ₁	Pullability ratio			220	
C _L	On-chip load capacitance at Xin and Xout	0		20	pF

⁽¹⁾ For more information about VCXO configuration, and crystal recommendation, see VCXO Application Guideline for CDCE(L)9xx Family (SCAA085).

8.4 Thermal Information

	(A) (A)	CDCE913-Q1, CDCEL913-Q1	
	THERMAL METRIC ⁽¹⁾⁽²⁾	PW (TSSOP)	UNIT
		14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	110.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	35.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	53.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	52.8	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	_	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

8.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

		TEST CON	IDITIONS	MIN TYP ⁽¹⁾	MAX	UNIT
OVERALL	PARAMETER					
		All outputs off,	All PLLS on	11		
I _{DD}	Supply current (see Figure 1)	$f_{CLK} = 27 \text{ MHz},$ $f_{VCO} = 135 \text{ MHz},$ $f_{OUT} = 27 \text{ MHz}$	Per PLL	9		mA
	Cumbly current (con Figure 2 and Figure 2)	No load, all outputs on,	$V_{DDOUT} = 3.3 \text{ V}$	1.3		A
I _{DD(OUT)}	Supply current (see Figure 2 and Figure 3)	Figure 3) $f_{OUT} = 27 \text{ MHz}$ $V_{DDOUT} = 1.8 \text{ V}$	0.7		mA	
I _{DD(PD)}	Power-down current. Every circuit powered down except I ² C	$f_{IN} = 0 \text{ MHz}, V_{DD} = 1.9 \text{ V}$	f _{IN} = 0 MHz, V _{DD} = 1.9 V			μΑ
V _(PUC)	Supply voltage V _{DD} threshold for power-up control circuit			0.85	1.45	V
f _{VCO}	VCO frequency range of PLL			80	230	MHz
4	LVCMOS output fraguency	V _{DDOUT} = 3.3 V V _{DDOUT} = 1.8 V			230	MUZ
f _{OUT}	LVCMOS output frequency			230		MHz
LVCMOS	PARAMETER	•				
V _{IK}	LVCMOS input voltage	$V_{DD} = 1.7 \text{ V}, I_{I} = -18 \text{ mA}$			-1.2	V
I	LVCMOS input current	$V_{I} = 0 \text{ V or } V_{DD}, V_{DD} = 1.9$	V		±5	μΑ
I _{IH}	LVCMOS input current for S0, S1, and S2	$V_{I} = V_{DD}, V_{DD} = 1.9 \text{ V}$			5	μΑ
I _{IL}	LVCMOS input current for S0, S1, and S2	V _I = 0 V, V _{DD} = 1.9 V			-4	μA

(1) All typical values are at respective nominal V_{DD} .

⁽²⁾ Pulling range depends on crystal type, on-chip crystal load capacitance, and PCB stray capacitance; pulling range of minimum ±120 ppm applies for crystal listed in VCXO Application Guideline for CDCE(L)9xx Family (SCAA085).

⁽²⁾ The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-K board).



Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
	Input capacitance at Xin/CLK	V _{ICIk} = 0 V or V _{DD}		6		
Cı	Input capacitance at Xout	$V_{IXout} = 0 \text{ V or } V_{DD}$		2		pF
	Input capacitance at S0, S1, and S2	$V_{IS} = 0 \text{ V or } V_{DD}$		3		
CDCE913-0	Q1, LVCMOS PARAMETER FOR V _{DDOUT} =	: 3.3-V MODE	1			
		V _{DDOUT} = 3 V, I _{OH} = -0.1 mA	2.9			
V _{OH}	LVCMOS high-level output voltage	V _{DDOUT} = 3 V, I _{OH} = -8 mA	2.4			V
		$V_{DDOUT} = 3 \text{ V, } I_{OH} = -12 \text{ mA}$	2.2			
		V _{DDOUT} = 3 V, I _{OL} = 0.1 mA			0.1	
V _{OL}	LVCMOS low-level output voltage	V _{DDOUT} = 3 V, I _{OL} = 8 mA			0.5	V
		$V_{DDOUT} = 3 \text{ V, } I_{OL} = 12 \text{ mA}$			0.8	
t _{PLH} , t _{PHL}	Propagation delay	PLL bypass		3.2		ns
t _r , t _f	Rise and fall time	V _{DDOUT} = 3.3 V (20%–80%)		0.6		ns
t _{jit(cc)}	Cycle-to-cycle jitter ⁽²⁾	1 PLL switching, Y2-to-Y3, 10,000 cycles		50	200	ps
	Peak-to-peak period jitter ⁽²⁾	1 PLL switching, Y2-to-Y3		60	200	ps
t _{jit(per)} t _{sk(o)}	Output skew (see Table 2) ⁽³⁾	f _{OUT} = 50 MHz, Y1-to-Y3			440	ps
odc	Output duty cycle (4)	f _{VCO} = 100 MHz, Pdiv = 1	45%		55%	
	Q1, LVCMOS PARAMETER FOR V _{DDOUT} =		1070		0070	
ODOLOTO	ar, Evolution Arrante February	$V_{DDOUT} = 2.3 \text{ V}, I_{OH} = -0.1 \text{ mA}$	2.2			
V _{OH}	LVCMOS high-level output voltage	$V_{DDOUT} = 2.3 \text{ V}, V_{OH} = -6 \text{ mA}$	1.7			V
VOH	Everinee riigir level ediput veltage	$V_{DDOUT} = 2.3 \text{ V}, I_{OH} = -10 \text{ mA}$	1.6			•
		$V_{DDOUT} = 2.3 \text{ V}, I_{OL} = 0.1 \text{ mA}$	1.0		0.1	
V _{OL}	LVCMOS low-level output voltage	$V_{DDOUT} = 2.3 \text{ V, } I_{OL} = 6 \text{ mA}$			0.1	V
VOL	Evolvice low level output voltage	$V_{DDOUT} = 2.3 \text{ V, } I_{OL} = 10 \text{ mA}$			0.7	•
t t	Propagation delay	PLL bypass		3.6	0.7	ns
t _{PLH} , t _{PHL}	Rise and fall time	V _{DDOUT} = 2.5 V (20%–80%)		0.8		ns
	Cycle-to-cycle jitter ⁽²⁾	1 PLL switching, Y2-to-Y3, 10,000 cycles		50	200	ps
t _{jit(cc)}	Peak-to-peak period jitter ⁽²⁾	1 PLL switching, Y2-to-Y3		60	200	ps
t _{jit(per)}	Output skew (see Table 2) ⁽³⁾	f _{OUT} = 50 MHz, Y1-to-Y3		00	440	ps
t _{sk(o)} odc	Output duty cycle ⁽⁴⁾	$f_{VCO} = 100 \text{ MHz}, Pdiv = 1$	45%		55%	ps
	-Q1, LVCMOS PARAMETER FOR V _{DDOUT}		4570		3370	
ODOLLSIS	-Q1, EVOINGS FARAMETER FOR VDDOUT	V _{DDOUT} = 1.7 V, I _{OH} = -0.1 mA	1.6			
V	LVCMOS high-level output voltage	$V_{DDOUT} = 1.7 \text{ V, } I_{OH} = -0.1 \text{ Time}$ $V_{DDOUT} = 1.7 \text{ V, } I_{OH} = -4 \text{ mA}$	1.4			V
V _{OH}	EVENIOS High-level output voltage		1.4			V
		$V_{DDOUT} = 1.7 \text{ V}, I_{OH} = -8 \text{ mA}$ $V_{DDOUT} = 1.7 \text{ V}, I_{OL} = 0.1 \text{ mA}$	1.1		0.1	
V	LVCMOS low lovel output voltage	$V_{DDOUT} = 1.7 \text{ V, } I_{OL} = 0.1 \text{ IIIA}$ $V_{DDOUT} = 1.7 \text{ V, } I_{OL} = 4 \text{ mA}$			0.1	V
V _{OL}	LVCMOS low-level output voltage				0.6	V
	Propagation dolay	V _{DDOUT} = 1.7 V, I _{OL} = 8 mA		2.6	0.0	
t _{PLH} , t _{PHL}	Propagation delay Rise and fall time	PLL bypass		0.7		ns
t _r , t _f	Cycle-to-cycle jitter ⁽²⁾	V _{DDOUT} = 1.8 V (20%–80%)		80	110	ns
t _{jit(cc)}	Peak-to-peak period jitter ⁽²⁾	1 PLL switching, Y2-to-Y3, 10,000 cycles			110	ps
t _{jit(per)}	Output skew (see Table 2) ⁽³⁾	1 PLL switching, Y2-to-Y3		100	130	ps
t _{sk(o)}	Output skew (see Table 2) (9) Output duty cycle ⁽⁴⁾	f _{OUT} = 50 MHz, Y1-to-Y3	450/		50	ps
odc	. , ,	f _{VCO} = 100 MHz, Pdiv = 1	45%		55%	
I ² C PARAN					1	
V _{IK}	SCL and SDA input clamp voltage	$V_{DD} = 1.7 \text{ V}, I_{I} = -18 \text{ mA}$			-1.2	V
I _{IH}	SCL and SDA input current	$V_I = V_{DD}, V_{DD} = 1.9 \text{ V}$			±10	μA
V_{IH}	I ² C input high voltage ⁽⁵⁾		$0.7 \times V_{DD}$			V

Submit Documentation Feedback

Copyright © 2013-2016, Texas Instruments Incorporated

Jitter depends on configuration. Jitter data is for input frequency = 27 MHz, f_{VCO} = 108 MHz, f_{OUT} = 27 MHz (measured at Y2). The tsk(o) specification is only valid for equal loading of each bank of outputs, and the outputs are generated from the same divider.

odc depends on the output rise and fall time $(t_r \text{ and } t_f)$; data sampled on the rising edge (t_r)

⁽⁵⁾ SDA and SCL pins are 3.3-V tolerant.



Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IL}	I ² C input low voltage ⁽⁵⁾				$0.3\times V_{DD}$	V
V _{OL}	SDA low-level output voltage	$I_{OL} = 3 \text{ mA}, V_{DD} = 1.7 \text{ V}$			$0.2 \times V_{DD}$	V
Cı	SCL-SDA input capacitance	$V_I = 0 \text{ V or } V_{DD}$		3	10	pF
EEPROM S	PECIFICATION					
EEcyc	Programming cycles of EEPROM		100	1000		cycles
EEret	Data retention		10			years

8.6 Timing Requirements


over recommended ranges of supply voltage, load, and operating free-air temperature

			MIN	NOM MA	X UNI
CLK_IN					
	LVCMOS clock input frequency	PLL bypass mode	0	16	60 MH:
f _{CLK}	LVCMOS clock input frequency	PLL mode	8	16	60 IVIII.
t _r and t _f	Rise and fall time, CLK signal (20% to 80%)	•			3 ns
	Duty cycle of CLK at V _{DD} / 2		40%	60	%
² C (SEE	Figure 13)				
	CCI plant fraguency	Standard mode	0	10	00 kHz
f _{SCL}	SCL clock frequency	Fast mode	0	40	00
	CTART catus time (CCI high hafara CRA law)	Standard mode	4.7		
t _{su(START)}	START setup time (SCL high before SDA low)	Fast mode	0.6		μs
	CTART hold time (CCL law ofter CRA law)	Standard mode	4		
t _{h(START)}	START hold time (SCL low after SDA low)	Fast mode	0.6		μs
t _{w(SCLL)} S	SCL low-pulse duration	Standard mode	4.7		
	SCL low-pulse duration	Fast mode	1.3		μs
	CCI high pulse duration	Standard mode	4		
t _{w(SCLH)}	CL high-pulse duration	Fast mode	0.6		μs
	CDA hold time (CDA volid ofter CCL low)	Standard mode	0	3.4	
t _{h(SDA)}	SDA hold time (SDA valid after SCL low)	Fast mode	0	0	.9 µs
	CDA cotus time	Standard mode	250		
t _{su(SDA)}	SDA setup time	Fast mode	100		ns
	CCL CDA input rice time	Standard mode		100	
t _r	SCL-SDA input rise time	Fast mode		30	ns 00
t _f	SCL-SDA input fall time			30	00 ns
	STOP actus time	Standard mode	4		
t _{su(STOP)}	STOP setup time	Fast mode	0.6		μs
	Due free time between a CTOD and CTADT and differ	Standard mode	4.7		
t _{BUS}	Bus free time between a STOP and START condition	Fast mode	1.3		μs

Copyright © 2013–2016, Texas Instruments Incorporated



8.7 Typical Characteristics





9 Parameter Measurement Information




Figure 4. Test Load




Figure 5. Test Load for 50- Ω Board Environment



10 Detailed Description

10.1 Overview

The CDCE913-Q1 and CDCEL913-Q1 devices are modular PLL-based, low-cost, high-performance, programmable clock synthesizers, multipliers, and dividers. They generate up to three output clocks from a single input frequency. Each output can be programmed in-system for any clock frequency up to 230 MHz, using the integrated configurable PLL.

The CDCEx913-Q1 device has separate output supply pins, V_{DDOUT}, with output of 1.8 V for the CDCEL913-Q1 device and 2.5 V to 3.3 V for the CDCE913-Q1 device. Additionally, each device requires a 1.8-V supply applied to its VDD pin in order for it to operate.

The input accepts an external crystal or LVCMOS clock signal. If an external crystal is used, an on-chip load capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 pF to 20 pF. Additionally, a selectable on-chip VCXO allows synchronization of the output frequency to an external control signal, that is, the PWM signal.

The deep M / N divider ratio allows the generation of zero-ppm audio-video, networking (WLAN, Bluetooth, Ethernet, GPS) or interface (USB, IEEE1394, memory stick) clocks from, for example, a 27-MHz reference input frequency.

The PLL supports spread-spectrum clocking (SSC). SSC can be center-spread or down-spread clocking, which is a common technique to reduce electromagnetic interference (EMI).


Based on the PLL frequency and the divider settings, the internal loop filter components are automatically adjusted to achieve high stability and optimized jitter transfer characteristics.

The device supports nonvolatile EEPROM programming for easy customization of the device to the application. It is preset to a factory default configuration (see *Default Device Configuration*). It can be reprogrammed to a different application configuration before PCB assembly, or reprogrammed by in-system programming. All device settings are programmable through the SDA-SCL bus, a 2-wire serial interface.

Three programmable control inputs, S0, S1, and S2, can be used to select different frequencies, change SSC setting for lowering EMI, or control other features like outputs disable to low, outputs in Hi-Z state, power down, PLL bypass, and so forth).

The CDCE913-Q1 device operates in a temperature range of -40°C to +125°C and the CDCEL913-Q1 device operates in a temperature range of -40°C to 85°C.

10.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



10.3 Feature Description

10.3.1 Control Terminal Configuration

The CDCE913-Q1 and CDCEL913-Q1 devices have three user-definable control terminals (S0, S1, and S2), which allow external control of device settings. They can be programmed to any of the following functions:

- Spread-spectrum clocking selection → spread type and spread amount selection
- Frequency selection → switching between any of two user-defined frequencies
- Output state selection → output configuration and power-down control

The user can predefine up to eight different control settings. Table 1 and Table 2 explain these settings.

Table 1. Control Terminal Definition

EXTERNAL CONTROL BITS	PLL1 SETTING			Y1 SETTING
Control function	PLL frequency selection	SSC selection	Output Y2 and Y3 selection	Output Y1 and power-down selection

Table 2. PLLx Setting (Can Be Selected for Each PLL Individually)(1)

	SSCx [3 Bits]		CENTER	DOWN
SSC SELECTION	(CENTER AND DOW	/N)		
0	0	0	0% (off)	0% (off)
0	0	1	±0.25%	-0.25%
0	1	0	±0.5%	-0.5%
0	1	1	±0.75%	-0.75%
1	0	0	±1.0%	-1.0%
1	0	1	±1.25%	-1.25%
1	1	0	±1.5%	-1.5%
1	1	1	±2.0%	-2.0%

Center and down-spread, Frequency0, Frequency1, State0, and State1 are user-definable in PLLx configuration register.

Table 3. PLLx Setting, Frequency Selection (Can Be Selected for Each PLL Individually)⁽¹⁾

FSx	FUNCTION
0	Frequency0
1	Frequency1

⁽¹⁾ Frequency0 and Frequency1 can be any frequency within the specified f_{VCO} range.

Table 4. PLLx Setting, Output Selection (Y2, Y3)⁽¹⁾

Y2, Y3	FUNCTION
0	State0
1	State1

State0 or State1 selection is valid for both outputs of the corresponding PLL module and can be power down, Hi-Z state, low, or active.

Copyright © 2013-2016, Texas Instruments Incorporated



Table 5. Y1 Setting⁽¹⁾

Y1	FUNCTION
0	State 0
1	State 1

 State0 and State1 are user definable in the generic configuration register and can be power down, Hi-Z state, low, or active.


The S1/SDA and S2/SCL pins of the CDCE913-Q1 and CDCEL913-Q1 devices are dual-function pins. In the default configuration, they are defined as SDA and SCL for the serial programming interface. They can be programmed as control pins (S1 and S2) by setting the appropriate bits in the EEPROM. Note that changes to the control register (Bit [6] of byte 02h) have no effect until they are written into the EEPROM.

Once they are set as control pins, the serial programming interface is no longer available. However, if V_{DDOUT} is forced to GND, the two control pins, S1 and S2, temporally act as serial programming pins (SDA and SCL).

S0 is *not* a multi-use pin; it is a control pin only.

10.3.2 Default Device Configuration

The internal EEPROM of the CDCE913-Q1 and CDCEL913-Q1 devices is preconfigured with a factory default configuration as shown in Figure 6 (The input frequency is passed through the output as a default), thus allowing the device to operate in default mode without the extra production step of programming it. The default setting appears after power is supplied or after a power-down–power-up sequence until it is reprogrammed by the user to a different application configuration. A new register setting is programmed through the serial I²C interface.



Copyright © 2016, Texas Instruments Incorporated

Figure 6. Default Configuration

Table 6 shows the factory default setting for the Control Terminal Register. Note that even though eight different register settings are possible, in the default configuration, only the first two settings (0 and 1) can be selected with S0, as S1, and S2 are configured as programming pins in default mode.

Table 6. Factory Default Setting for Control Terminal Register⁽¹⁾

			Y1	PLL1 SETTINGS			
EXTERNAL CONTROL PINS		INS	OUTPUT SELECTION	FREQUENCY SSC SELECTION SELECT		OUTPUT SELECTION	
S2	S1	S0	Y1	FS1	SSC1	Y2Y3	
SCL (I ² C)	SDA (I ² C)	0	3-state	f _{VCO1_0}	Off	Hi-Z state	
SCL (I ² C)	SDA (I ² C)	1	Enabled	f _{VCO1_0}	Off	Enabled	

(1) In default mode or when programmed respectively, S1 and S2 act as serial programming interface, I²C. They do not have any control-pin function but they are internally interpreted as if S1 = 0 and S2 = 0. However, S0 is a control pin, which in the default mode switches all outputs ON or OFF (as previously predefined).



10.3.3 I²C Serial Interface

The CDCE913-Q1 and CDCEL913-Q1 devices operate as a slave device on the 2-wire serial I²C bus, compatible with the popular SMBus or I²C specification. It operates in the standard-mode transfer (up to 100 kbit/s) and fast-mode transfer (up to 400 kbit/s) and supports 7-bit addressing.

The S1/SDA and S2/SCL pins of the CDCE913-Q1 and CDCEL913-Q1 devices are dual-function pins. In the default configuration, they are used as the I²C serial programming interface. They can be reprogrammed as general-purpose control pins, S1 and S2, by changing the corresponding EEPROM setting, byte *02h*, bit [6].

10.3.4 Data Protocol

The device supports Byte Write and Byte Read and Block Write and Block Read operations.

For Byte Write/Read operations, the system controller can individually access addressed bytes.

For *Block Write/Read* operations, the bytes are accessed in sequential order from lowest to highest byte (with most-significant bit first) with the ability to stop after any complete byte has been transferred. The numbers of bytes read out are defined by Byte Count in the generic configuration register. At the *Block Read* instruction, all bytes defined in Byte Count must be read out to finish the read cycle correctly.

Once a byte has been sent, it is written into the internal register and is effective immediately. This applies to each transferred byte, regardless of whether this is a *Byte Write* or a *Block Write* sequence.

If the EEPROM write cycle is initiated, the internal SDA registers are written into the EEPROM. During this write cycle, data is not accepted at the I²C bus until the write cycle is completed. However, data can be read out during the programming sequence (*Byte Read* or *Block Read*). The programming status can be monitored by *EEPIP*, byte 01h–bit 6.

The offset of the indexed byte is encoded in the command code, as described in Table 7.

DEVICE	A6	A5	A4	А3	A2	A1 ⁽¹⁾	A0 ⁽¹⁾	R/W
CDCEx913-Q1	1	1	0	0	1	0	1	1/0
CDCEx925	1	1	0	0	1	0	0	1/0
CDCEx937	1	1	0	1	1	0	1	1/0
CDCEx949	1	1	0	1	1	0	0	1/0

Table 7. Slave Receiver Address (7 Bits)

10.4 Device Functional Modes

10.4.1 SDA and SCL Hardware Interface

Figure 7 shows how the CDCE913-Q1 and CDCEL913-Q1 clock synthesizer is connected to the I²C serial interface bus. Multiple devices can be connected to the bus, but it may be necessary to reduce the speed (400 kHz is the maximum) if many devices are connected.

Note that the pullup resistors (R_P) depend on the supply voltage, bus capacitance, and number of connected devices. The recommended pullup value is 4.7 k Ω . The resistor must meet the minimum sink current of 3 mA at V_{OL} max = 0.4 V for the output stages (for more details see the SMBus or I²C Bus specification).

Copyright © 2013–2016, Texas Instruments Incorporated

⁽¹⁾ Address bits A0 and A1 are programmable through the I²C bus (byte *01*, bits [1:0]. This allows addressing up to 4 devices connected to the same I²C bus. The least-significant bit of the address byte designates a write or read operation.

TEXAS INSTRUMENTS

Device Functional Modes (continued)




Figure 7. I²C Hardware Interface

10.5 Programming

Table 8. Command Code Definition

BIT	DESCRIPTION
7	0 = Block Read or Block Write operation 1 = Byte Read or Byte Write operation
(6:0)	Byte offset for Byte Read, Block Read, Byte Write, and Block Write operations




Figure 8. Generic Programming Sequence





Figure 10. Byte Read Protocol





(1) Data byte 0 bits [7:0] is reserved for Revision Code and Vendor Identification. Also, it is used for internal test purpose and must not be overwritten.

Figure 11. Block Write Protocol




Figure 12. Block Read Protocol




Figure 13. Timing Diagram for I²C Serial Control Interface

10.6 Register Maps

10.6.1 I²C Configuration Registers

The clock input, control pins, PLLs, and output stages are user configurable. The following tables and explanations describe the programmable functions of the CDCE913-Q1 and CDCEL913-Q1 devices. All settings can be manually written into the device through the I²C bus or easily programmed by using the TI Pro-ClockTM software. TI Pro-Clock™ software allows the user to make all settings quickly, and automatically calculates the values for optimized performance at lowest jitter.

Table 9. I²C Registers

ADDRESS OFFSET	REGISTER DESCRIPTION	TABLE
00h	Generic configuration register	Table 11
10h	PLL1 configuration register	Table 12

The grey-highlighted bits, described in the configuration register tables in the following pages, belong to the control terminal register. The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2. See the Control Terminal Configuration section.

Copyright © 2013-2016, Texas Instruments Incorporated Submit Documentation Feedback



Table 10. Configuration Register, External Control Terminals

				Y1		PLL1 Settings	
		TERNA TROL F		OUTPUT SELECTION	FREQUENCY SELECTION	SSC SELECTION	OUTPUT SELECTION
	S2 S1 S0		S0	Y1	FS1	SSC1	Y2Y3
0	0	0	0	Y1_0	FS1_0	SSC1_0	Y2Y3_0
1	0	0	1	Y1_1	FS1_1	SSC1_1	Y2Y3_1
2	0	1	0	Y1_2	FS1_2	SSC1_2	Y2Y3_2
3	0	1	1	Y1_3	FS1_3	SSC1_3	Y2Y3_3
4	1	0	0	Y1_4	FS1_4	SSC1_4	Y2Y3_4
5	1	0	1	Y1_5	FS1_5	SSC1_5	Y2Y3_5
6	1	1	0	Y1_6	FS1_6	SSC1_6	Y2Y3_6
7			1 1 Y1_7 FS1_7		SSC1_7	Y2Y3_7	
	Addre	ess offs	et ⁽¹⁾	04h	13h	10h-12h	15h

(1) Address offset refers to the byte address in the configuration register in Table 11 and Table 12.

Table 11. Generic Configuration Register

OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾			DESCRIPTION				
	7	E_EL	Xb	Device identification (read-only): 1 is CE	CE913-Q1 (3.3	3 V out), 0 is CDCE	EL913-Q1 (1.8 V out)			
00h	6:4	RID	Xb	Revision identification number (read-onl	y)					
	3:0	VID	1h	Vendor identification number (read-only)					
	7	_	0b	Reserved – always write 0	eserved – always write 0					
	6	EEPIP	0b	EEPROM programming Status: ⁽⁴⁾ (read-only) 0 – EEPROM programming is completed. 1 – EEPROM is in programming mode.						
	5	EELOCK	0b	Permanently lock EEPROM data ⁽⁵⁾	ermanently lock EEPROM data ⁽⁵⁾ 0 – EEPROM is not locked. 1 – EEPROM is permanently locke					
01h	4	PWDN	0b	Device power down (overwrites S0, S1, Note: PWDN cannot be set to 1 in the E		s; configuration reg	gister settings are unchanged)			
	4	PWDN	OB	Device active (PLL1 and all outputs are enabled) Device power down (PLL1 in power down and all outputs in Hi-Z state)						
	3:2	INCLK	00b	Input clock selection:	00 - Xtal		10 - LVCMOS			
	3.2	INCLK	OOD	input clock selection.	01 - VCXO		11 – Reserved			
	1:0	SLAVE_ADR	01b	Address bits A0 and A1 of the slave rec	eiver address					
	7	M1	1b	Clock source selection for output Y1:		0 - Input clock	1 – PLL1 clock			
				Operation mode selection for pins 12 ar	nd 13 ⁽⁶⁾					
	6	SPICON	0b	0 – Serial programming interfa 1 – Control pins S1 (pin 13) ar		and SCL (pin 12)				
02h	5:4	Y1_ST1	11b	Y1-State0/1 definition						
	3:2	Y1_ST0	01b	00 – Device power down (all F outputs in Hi-Z state) 01 – Y1 disabled to Hi-Z state	10 – Y1 disabled to low 11 – Y1 enabled					
	1:0	Pdiv1 [9:8]	001h	10-bit Y1-output-divider Pdiv1:		0 – Divider reset				
03h	7:0	Pdiv1 [7:0]	00111	10-bit 11-output-aivider Faiv1:		1 to 1023 – Divid	ier value			

- (1) Writing data beyond 20h may affect device function.
- (2) All data transferred with the MSB first
- (3) Unless customer-specific setting
- (4) During EEPROM programming, no data is allowed to be sent to the device through the I²C bus until the programming sequence is completed. However, data can be read out during the programming sequence (*Byte Read* or *Block Read*).
- (5) If this bit is set to high in the EEPROM, the actual data in the EEPROM is permanently locked. No further programming is possible. However, data can still be written through the I²C bus to the internal register to change device function on the fly, but new data can no longer be saved to the EEPROM. EELOCK is effective only if written into the EEPROM.
- (6) Selection of control pins is effective only if written into the ÉEPROM. Once written into the EEPROM, the serial programming pins are no longer available. However, if V_{DDOUT} is forced to GND, the two control pins, S1 and S2, temporarily act as serial programming pins (SDA-SCL), and the two slave receiver address bits are reset to A0 = 0 and A1 = 0.

Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated



Table 11. Generic Configuration Register (continued)

OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾	DESCRIPTION
	7	Y1_7	0b	
	6	Y1_6	0b	
	5	Y1_5	0b	
04h	4	Y1_4	0b	Y1 x State selection (7) 0 - State (predefined by Y1_ST0)
U4n	3	Y1_3	0b	1 – State Selection 1 – State (predefined by Y1_ST1)
	2	Y1_2	0b	
	1	Y1_1	1b	
	0	Y1_0	0b	
05h	7:3	XCSEL	0Ah	Crystal load capacitor selection ⁽⁸⁾ 00h – 0 pF 01h – 1 pF 02h – 2 pF :14h to 1Fh – 20 pF
	2:0		0b	Reserved – do not write other than 0
06h	7:1	BCOUNT	20h	7-bit byte count (defines the number of bytes which will be sent from this device at the next <i>Block Read</i> transfer); all bytes must be read out to finish the read cycle correctly.
Ubn	0	EEWRITE	0b	Initiate EEPROM write cycle (4)(9) 0- No EEPROM write cycle 1 - Start EEPROM write cycle (internal registers are saved to the EEPROM)
07h-0Fh		_	0h	Unused address range

- (7) These are the bits of the control terminal register (see Table 10). The user can predefine up to eight different control settings. These settings then can be selected by the external control pins, S0, S1, and S2.
- (8) The internal load capacitor (C1, C2) must be used to achieve the best clock performance. External capacitors should be used only to finely adjust C_L by a few picofarads. The value of C_L can be programmed with a resolution of 1 pF for a crystal load range of 0 pF to 20 pF. For C_L > 20 pF, use additional external capacitors. The device input capacitance value must be considered, which always adds 1.5 pF (6 pF//2 pF) to the selected C_L. For more about VCXO config. and crystal recommendation, see VCXO Application Guideline for CDCE(L)9xx Family (SCAA085).
- (9) The EEPROM WRITE bit must be sent last. This ensures that the content of all internal registers are stored in the EEPROM. The EEWRITE cycle is initiated with the rising edge of the EEWRITE bit. A static level-high does not trigger an EEPROM WRITE cycle. The EEWRITE bit must be reset to low after the programming is completed. The programming status can be monitored by reading out EEPIP. If EELOCK is set to high, no EEPROM programming is possible.

Table 12. PLL1 Configuration Register

OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾	DESCRIPTION
	7:5	SSC1_7 [2:0]	000b	SSC1: PLL1 SSC selection (modulation amount). (4)
10h	4:2	SSC1_6 [2:0]	000b	Down Center
	1:0	SSC1_5 [2:1]	000b	000 (off) 000 (off) 001 – 0.25% 001 ± 0.25%
	7	SSC1_5 [0]	0000	$010 - 0.5\%$ $010 \pm 0.5\%$
11h	6:4	SSC1_4 [2:0]	000b	011 - 0.75% 011 ± 0.75% 100 - 1.0% 100 ± 1.0%
1111	3:1	SSC1_3 [2:0]	000b	101 – 1.25% 101 ± 1.25%
	0	SSC1_2 [2]	000b	110 – 1.5% 111 – 2.0% 111 ± 2.0%
	7:6	SSC1_2 [1:0]	0000	
12h	5:3	SSC1_1 [2:0]	000b	
	2:0	SSC1_0 [2:0]	000b	
	7	FS1_7	0b	FS1_x: PLL1 frequency selection ⁽⁴⁾
	6	FS1_6	0b	
	5	FS1_5	0b	
13h	4	FS1_4	0b	
1311	3	FS1_3	0b	0 – f _{VCO1_0} (predefined by PLL1_0 – multiplier/divider value) 1 – f _{VCO1_1} (predefined by PLL1_1 – multiplier/divider value)
	2	FS1_2	0b	VOOI_1 (1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1
	1	FS1_1	0b	
	0	FS1_0	0b	

- (1) Writing data beyond 20h may adversely affect device function.
- (2) All data is transferred MSB-first.
- (3) Unless a custom setting is used
- (4) The user can predefine up to eight different control settings. In normal device operation, these settings can be selected by the external control pins, S0, S1, and S2.

Copyright © 2013–2016, Texas Instruments Incorporated



Table 12. PLL1 Configuration Register (continued)

***	(=)			Comiguration Re	9.5.5. (•	
OFFSET ⁽¹⁾	BIT ⁽²⁾	ACRONYM	DEFAULT ⁽³⁾			DESCRIPTION	
	7	MUX1	1b	PLL1 multiplexer:	0 – PLL1 1 – PLL1 k	pypass (PLL1 is in power down)	
	6	M2	1b	Output Y2 multiplexer:	0 – Pdiv1 1 – Pdiv2		
14h	5:4	М3	10b	Output Y3 Multiplexer:	00 – Pdiv1-divider 01 – Pdiv2-divider plexer: 10 – Pdiv3-divider 11 – Reserved		
	3:2	Y2Y3_ST1	11b			nd Y3 disabled to Hi-Z state (PLL1 is in power down)	
	1:0	Y2Y3_ST0	01b	Y2, Y3- State0/1definition:	10-Y2 and	nd Y3 disabled to Hi-Z state d Y3 disabled to low nd Y3 enabled	
	7	Y2Y3_7	0b	Y2Y3_x output state sel-	ection. (4)		
	6	Y2Y3_6	0b				
	5	Y2Y3_5	0b				
	4	Y2Y3_4	0b				
15h	3	Y2Y3_3	0b	0 – State0 (predefir 1 – State1 (predefir			
	2	Y2Y3_2	0b	1 – State i (predefii	led by 1213	5_511)	
	1	Y2Y3_1	1b				
	0	Y2Y3_0	0b				
4.Ch	7	SSC1DC	0b	PLL1 SSC down or center selection: 7-bit Y2-output-divider Pdiv2: 0 – Down 1 – Center 0 – Reset and standby 1 to 127 – Divider value			
16h	6:0	Pdiv2	01h				
	7	ı	0b	Reserved – do not write	other than ()	
17h	6:0	Pdiv3	01h	7-bit Y3-output-divider P	div3:	0 – Reset and standby 1 to 127 – Divider value	
18h	7:0	PLL1_0N [11:4]	004h				
19h	7:4	PLL1_0N [3:0]	00411				
1911	3:0	PLL1_0R [8:5]	000h				
1Ah	7:3	PLL1_0R[4:0]	00011	PLL1_0 ⁽³⁾ : 30-bit multipl (for more information, se	ier or divider ee <i>PLL Frea</i>	r value for frequency f _{VCO1_0}	
IAII	2:0	PLL1_0Q [5:3]	10h	(
	7:5	PLL1_0Q [2:0]	1011				
	4:2	PLL1_0P [2:0]	010b				
1Bh	1:0	VCO1_0_RANGE	00b	f _{VCO1_0} range selection:		00 − f_{VCO1_0} < 125 MHz 01 − 125 MHz ≤ f_{VCO1_0} < 150 MHz 10 − 150 MHz ≤ f_{VCO1_0} < 175 MHz 11 − f_{VCO1_0} ≥ 175 MHz	
1Ch	7:0	PLL1_1N [11:4]	00 "				
45'	7:4	PLL1_1N [3:0]	004h				
1Dh	3:0	PLL1_1R [8:5]	0.5				
45.	7:3	PLL1_1R[4:0]	000h			r value for frequency f _{VCO1_1}	
1Eh	2:0	PLL1_1Q [5:3]	4	(for more information, see <i>PLL Frequency Planning</i>).			
	7:5	PLL1_1Q [2:0]	10h				
	4:2	PLL1_1P [2:0]	010b				
1Fh	1:0	VCO1_1_RANGE	00b	$f_{\text{VCO1_1}} \text{ range selection:} \\ \begin{vmatrix} 00 - f_{\text{VCO1_1}} < 125 \text{ MHz} \\ 01 - 125 \text{ MHz} \le f_{\text{VCO1_1}} < 150 \text{ MHz} \\ 10 - 150 \text{ MHz} \le f_{\text{VCO1_1}} < 175 \text{ MHz} \\ 11 - f_{\text{VCO1_1}} \ge 175 \text{ MHz} \end{vmatrix}$			

⁽⁵⁾ PLL settings limits: $16 \le q \le 63$, $0 \le p \le 7$, $0 \le r \le 511$, 0 < N < 4096

Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated



11 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1 Application Information

The CDCE913-Q1 device is an easy-to-use, high-performance, programmable CMOS clock synthesizer which can be used as a crystal buffer, clock synthesizer with separate output supply pin. The CDCE913-Q1 device features an on-chip loop filter and spread-spectrum modulation. Programming can be done through the I²C interface, or previously saved settings can be loaded from on-chip EEPROM. The pins S0, S1, and S2 can be programmed as control pins to select various output settings. This section shows some examples of using the CDCE913-Q1 device in various applications.

11.2 Typical Application

Figure 14 shows the use of the CDCEL913-Q1 device in an infotainment system, such as in head unit or telematics applications, using a 1.8-V single supply.



Copyright © 2016, Texas Instruments Incorporated

Figure 14. Single-Chip Solution Using a CDCE913-Q1 Device for Generating Clocking Frequencies for Infotainment Application

11.2.1 Design Requirements

The CDCE913-Q1 device supports spread-spectrum clocking (SSC) with multiple control parameters:


- Modulation amount (%)
- Modulation frequency (>20 kHz)
- Modulation shape (triangular, hershey, and others)
- Center spread or down spread (± or –)

Consider the following sample design requirements:

- EMI ≤ 55 dBmV
- CLK1 frequency = 27 MHz
- CLK2 frequency = 54 MHz
- CLK3 frequency = 108 MHz

For sample calculations of PLL constants, see PLL Frequency Planning.








Figure 15. Modulation Frequency (fm) and Modulation Amount





Figure 16. Spread Spectrum Modulation Shapes

11.2.2 Detailed Design Procedure

11.2.2.1 Spread-Spectrum Clock (SSC)

Spread-spectrum modulation is a method to spread emitted energy over a larger bandwidth. In clocking, spread spectrum can reduce electromagnetic interference (EMI) by reducing the level of emission from clock distribution network.





CDCS502 with a 25-MHz Crystal, FS = 1, f_{OUT} = 100 MHz, and 0%, ±0.5, ±1%, and ±2% SSC

Figure 17. Comparison Between Typical Clock Power Spectrum and Spread-Spectrum Clock

Spread spectrum clocking can be used to help reduce EMI in order to meet design specifications. For example, a specified EMI threshold of 55 dB/mV would require ±1% spread spectrum clocking to meet this requirement.

11.2.2.2 PLL Frequency Planning

At a given input frequency (f_{IN}), the output frequency (f_{OUT}) of the CDCE913-Q1 or CDCEL913-Q1 device is calculated with Equation 1.

$$f_{OUT} = \frac{f_{IN}}{Pdiv} \times \frac{N}{M}$$

where

M (1 to 511) and N (1 to 4095) are the multiplier or divider values of the PLL; Pdiv (1 to 127) is the output divider. (1)

The target VCO frequency (f_{VCO}) of each PLL is calculated with Equation 2.

$$f_{\text{VCO}} = f_{\text{IN}} \times \frac{N}{M} \tag{2}$$

The PLL internally operates as fractional divider and needs the following multiplier or divider settings:

- N
- $P = 4 int(log_2N / M)$; if P < 0 then P = 0
- Q = int(N' / M)
- R = N' M x Q

where

- int(X) = integer portion of X
- $N' = N \times 2^P$
- N≥M

80 MHz $\leq f_{VCO} \leq$ 230 MHz

 $16 \le Q \le 63 \mu s$

 $0 \le P \le 4 \mu s$

 $0 \le R \le 51 \,\mu s$



Example:

for
$$f_{\text{IN}} = 27 \text{ MHz}$$
; M = 1; N = 4; Pdiv = 2
 $\rightarrow f_{\text{OUT}} = 54 \text{ MHz}$ for $f_{\text{IN}} = 27 \text{ MHz}$; M = 2; N = 11; Pdiv = 2
 $\rightarrow f_{\text{OUT}} = 74.25 \text{ MHz}$ $\rightarrow f_{\text{VCO}} = 148.50 \text{ MHz}$ $\rightarrow f_{\text{VCO}} = 148.50 \text{ MHz}$ $\rightarrow P = 4 - \text{int}(\log_2 4) = 4 - 2 = 2$ $\rightarrow N' = 4 \times 2^2 = 16$ $\rightarrow N' = 11 \times 2^2 = 44$ $\rightarrow Q = \text{int}(16) = 16$ $\rightarrow Q = \text{int}(22) = 22$ $\rightarrow R = 44 - 44 = 0$

The values for P, Q, R, and N' are automatically calculated when using TI Pro-Clock™ software.

The frequency of CLK1 shown in the application diagram can be obtained by passing the input frequency of the VCXO directly to output 1. The CLK2 frequency can be achieved by using the PLL constants derived in the first example. The value of CLK3 requires the same PLL constants as CLK2, but Pdiv3 is set to 1 instead of 2 to yield a frequency of 108 MHz.

11.2.2.3 Crystal Oscillator Start-Up

When the CDCE913-Q1 or CDCEL913-Q1 device is used as a crystal buffer, crystal oscillator start-up dominates the start-up time compared to the internal PLL lock time. The following diagram shows the oscillator start-up sequence for a 27-MHz crystal input with an 8-pF load. The start-up time for the crystal is on the order of approximately 250 µs compared to approximately 10 µs of lock time. In general, lock time is an order of magnitude less compared to the crystal start-up time.




Figure 18. Crystal Oscillator Start-Up vs PLL Lock Time

11.2.2.4 Frequency Adjustment With Crystal Oscillator Pulling

The frequency for the CDCE913-Q1 or CDCEL913-Q1 device is adjusted for media and other applications with the VCXO control input V_{ctr}. If a PWM-modulated signal is used as a control signal for the VCXO, an external filter is needed.






Figure 19. Frequency Adjustment Using PWM Input to the VCXO Control

11.2.2.5 Unused Inputs and Outputs

If VCXO-pulling functionality is not required, V_{ctr} should be left floating. All other unused inputs should be set to GND. Unused outputs should be left floating.

If one output block is not used, TI recommends disabling it. However, TI recommends providing a supply for all output blocks, even if they are disabled.


11.2.2.6 Switching Between XO and VCXO Mode

When the CDCE(L)913-Q1 device is in the crystal-oscillator or VCXO configuration, the internal capacitors require different internal capacitance. The following steps are recommended to switch to VCXO mode when the configuration for the on-chip capacitor is still set for XO mode. To center the output frequency to 0 ppm:


- 1. While in XO mode, put $V_{ctr} = V_{DD} / 2$
- 2. Switch from XO mode to VCXO mode
- 3. Program the internal capacitors in order to obtain 0 ppm at the output.

11.2.3 Application Curves

Figure 20, Figure 21, Figure 22, and Figure 23 show CDCE913-Q1 measurements with the SSC feature enabled. Device configuration: 27-MHz input, 27-MHz output.







12 Power Supply Recommendations

There is no restriction on the power-up sequence. In case V_{DDOUT} is applied first, TI recommends grounding V_{DD} –. In case V_{DDOUT} is powered while V_{DD} is floating, there is a risk of high current flowing on the V_{DDOUT} pins.

The device has a power-up control that is connected to the 1.8-V supply. This keeps the whole device disabled until the 1.8-V supply reaches a sufficient voltage level. Then the device switches on all internal components, including the outputs. If a 3.3-V V_{DDOUT} is available before the 1.8-V, the outputs stay disabled until the 1.8-V supply has reached a certain level.



13 Layout

13.1 Layout Guidelines

When the CDCE913-Q1 device is used as a crystal buffer, any parasitics across the crystal affect the pulling range of the VCXO. Therefore, take care in placing the crystal units on the board. Crystals should be placed as close to the device as possible, ensuring that the routing lines from the crystal terminals to Xin and Xout have the same length.

If possible, cut out both ground plane and power plane under the area where the crystal and the routing to the device are placed. In this area, always avoid routing any other signal line, as it could be a source of noise coupling.

Additional discrete capacitors can be required to meet the load capacitance specification of certain crystals. For example, a 10.7-pF load capacitor is not fully programmable on the chip, because the internal capacitor can range from 0 pF to 20 pF with steps of 1 pF. Therefore, the 0.7-pF capacitor can be discretely added on top of an internal 10 pF.

To minimize the inductive influence of the trace, TI recommends placing this small capacitor as close to the device as possible and symmetrically with respect to Xin and Xout.

Figure 24 shows a conceptual layout detailing recommended placement of power-supply bypass capacitors. For component-side mounting, use 0402 body-size capacitors to facilitate signal routing. Keep the connections between the bypass capacitors and the power supply on the device as short as possible. Ground the other side of the capacitor using a low-impedance connection to the ground plane.

13.2 Layout Example




Figure 24. Annotated Layout



14 Device and Documentation Support

14.1 Documentation Support

14.1.1 Related Documentation

For related documentation see the following:

Crystal Or Crystal Oscillator Replacement with Silicon Devices (SNAA217)

!~

- CDCE(L)9xx and CDCEx06 Programming Evaluation Module (SCAU026)
- CDCE(L)9xx Performance Evaluation Module (SCAU022)
- General I2C/EEPROM Usage for the CDCE(L)9xx Family (SCAA104)
- Generating Low Phase-Noise Clocks for Audio Data Converters from Low Frequency Word Clock (SCAA088)
- Practical Consideration on Choosing a Crystal for CDCE(L)9xx Family (SLEA071)
- Usage of ^PC for CDCE(L)949, CDCE(L)937, CDCE(L)925, CDCE(L)913 (SCAA105)
- VCXO Application Guideline for CDCE(L)9xx Family (SCAA085)

14.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 13. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
CDCE913-Q1	Click here	Click here	Click here	Click here	Click here
CDCEL913-Q1	Click here	Click here	Click here	Click here	Click here

14.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

14.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

14.5 Trademarks

DaVinci, OMAP, Pro-Clock, E2E are trademarks of Texas Instruments. Bluetooth is a registered trademark of Bluetooth SIG, Inc. All other trademarks are the property of their respective owners.

14.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



14.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Copyright © 2013–2016, Texas Instruments Incorporated



15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback

Copyright © 2013–2016, Texas Instruments Incorporated



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CDCE913QPWRQ1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 125	CE913Q	Samples
CDCEL913IPWRQ1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CEL913Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

OTHER QUALIFIED VERSIONS OF CDCE913-Q1, CDCEL913-Q1:

• Catalog: CDCE913, CDCEL913


NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Oct-2016


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCE913QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CDCEL913IPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 26-Oct-2016




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCE913QPWRQ1	TSSOP	PW	14	2000	367.0	367.0	35.0
CDCEL913IPWRQ1	TSSOP	PW	14	2000	367.0	367.0	35.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated