



ON Semiconductor®

FSL117MRIN

Green-Mode Power Switch

Features

- Advanced Soft Burst Mode for Low Standby Power and Low Audible Noise
- Random Frequency Fluctuation (RFF) for Low EMI
- Under 50 mW Standby Power Consumption at 265 V_{AC}, No-load Condition with Burst Mode
- Pulse-by-Pulse Current Limit
- Overload Protection (OLP), Over-Voltage Protection (OVP), Abnormal Over-Current Protection (AOCP), Internal Thermal Shutdown (TSD) with Hysteresis, Output-Short Protection (OSP), Line Over-Voltage Protection (LOVP), and Under-Voltage Lockout (UVLO) with Hysteresis
- Low Operating Current (0.4 mA) in Burst Mode
- Internal Startup Circuit
- Internal Avalanche-Rugged 700 V SenseFET
- Built-in Soft-Start: 15 ms
- Auto-Restart Mode

Applications

- Power Supply for Home Appliances, LCD Monitors, STBs, and DVD Players

Description

The FSL117MRIN is an integrated Pulse Width Modulation (PWM) controller and 700 V SenseFET specifically designed for offline Switched-Mode Power Supplies (SMPS) with minimal external components. The PWM controller includes an integrated fixed-frequency oscillator, Line Over-Voltage Protection (LOVP), Under-Voltage Lockout (UVLO), Leading-Edge Blanking (LEB), optimized gate driver, internal soft-start, temperature-compensated precise current sources for loop compensation, and self-protection circuitry. Compared with a discrete MOSFET and PWM controller solution, the FSL117MRIN can reduce total cost, component count, size, and weight; while simultaneously increasing efficiency, productivity, and system reliability. This device provides a basic platform for cost-effective design of a flyback converter.

Ordering Information

Part Number	Package ⁽¹⁾	Operating Junction Temperature	Current Limit (Typ.)	R _{DS(ON)} (Max.)	Output Power Table ⁽²⁾			
					230V _{AC} ±15%		85~265V _{AC}	
					Adapter ⁽³⁾	Open Frame ⁽⁴⁾	Adapter ⁽³⁾	Open Frame ⁽⁴⁾
FSL117MRIN	8-DIP	-40°C ~ +125°C	0.8 A	11 Ω	10 W	15 W	6 W	10 W

Notes:

1. Pb-free package per JEDEC J-STD-020B.
2. The junction temperature can limit the maximum output power.
3. Typical continuous power in a non-ventilated enclosed adapter measured at 50°C ambient temperature.
4. Maximum practical continuous power in an open-frame design at 50°C ambient temperature.




Figure 1. Typical Application Circuit

Internal Block Diagram




Figure 2. Internal Block Diagram

Pin Configuration




Figure 3. Pin Assignments (Top View)

Pin Definitions

Pin #	Name	Description
1	GND	Ground. This pin is the control ground and the SenseFET source.
2	V_{CC}	Power Supply. This pin is the positive supply input, which provides the internal operating current for both startup and steady-state operation.
3	FB	Feedback. This pin is internally connected to the inverting input of the PWM comparator. The collector of an opto-coupler is typically tied to this pin. For stable operation, a capacitor should be placed between this pin and GND. If the voltage of this pin reaches 7 V, the overload protection triggers, which shuts down the Power Switch.
4	V_{IN}	Line Over-Voltage Input. This pin is the input pin of line voltage. The voltage, which is divided by resistors, is input of this pin. If this pin voltage higher than V_{INH} voltage, the LOVP triggers, which shuts down the Power Switch. Do not leave this pin floating. If LOVP is not used, this pin should be connected directly to the GND.
5	V_{STR}	Startup. This pin is connected directly, or through a resistor, to the high-voltage DC link. At startup, the internal high-voltage current source supplies internal bias and charges the external capacitor connected to the V_{CC} pin. Once V_{CC} reaches 12 V, the internal current source (I_{CH}) is disabled.
6	Drain	SenseFET Drain. High-voltage power SenseFET drain connection.
7		
8		

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
V _{STR}	V _{STR} Pin Voltage			700	V
V _{DS}	Drain Pin Voltage			700	V
V _{CC}	V _{CC} Pin Voltage			26	V
V _{FB}	Feedback Pin Voltage		-0.3	10.0	V
V _{IN}	V _{IN} Pin Voltage		-0.3	10.0	V
I _{DM}	Drain Current Pulsed ⁽⁵⁾			4	A
I _D	Drain Current Continuous (T _C =25°C)			1	A
E _{AS}	Single Pulsed Avalanche Energy ⁽⁶⁾			50	mJ
P _D	Total Power Dissipation (T _C =25°C) ⁽⁷⁾			1.5	W
T _J	Maximum Junction Temperature			+150	°C
	Operating Junction Temperature ⁽⁸⁾		-40	+125	°C
T _{STG}	Storage Temperature		-55	+150	°C
ESD	Electrostatic Discharge Capability	Human Body Model, JESD22-A114		5	kV
		Charged Device Model, JESD22-C101		2	

Notes:

5. Non-repetitive rating: pulse width is limited by maximum junction temperature.
6. L=51mH, starting T_J=25°C.
7. Infinite cooling condition (*refer to the SEMI G30-88*).
8. Although this parameter guarantees IC operation, it does not guarantee all electrical characteristics.

Thermal Impedance

T_A=25°C unless otherwise specified. All items are tested with the standards JESD 51-2 and 51-10.

Symbol	Parameter	Value	Unit
θ _{JA}	Junction-to-Ambient Thermal Impedance ⁽⁹⁾	85	°C/W
θ _{JC}	Junction-to-Case Thermal Impedance ⁽¹⁰⁾	20	°C/W

Notes:

9. Free standing without heat sink; without copper clad. (Measurement condition: Just before junction temperature T_J enters into OTP.)
10. Measured on the DRAIN pin close to plastic interface.

Electrical Characteristics

$T_J = 25^\circ\text{C}$ unless otherwise specified.

Symbol	Parameter		Conditions	Min.	Typ.	Max.	Unit
SenseFET Section							
BV _{DSS}	Drain-Source Breakdown n Voltage		V _{CC} =0 V, I _D =200 μA	700			V
I _{DSS}	Zero-Gate-Voltage Drain Current		V _{DS} =560 V, T _A =125°C			200	μA
R _{DS(ON)}	Drain-Source On-State Resistance		V _{GS} =10 V, I _D =0.5 A		8.8	11.0	Ω
C _{ISS}	Input Capacitance ⁽¹¹⁾		V _{DS} =25 V, V _{GS} =0 V, f=1 MHz		250		pF
C _{OSS}	Output Capacitance ⁽¹¹⁾		V _{DS} =25 V, V _{GS} =0 V, f=1 MHz		25		pF
t _r	Rise Time		V _{DS} =350 V, I _D =1.0 A		4		ns
t _f	Fall Time		V _{DS} =350 V, I _D =1.0 A		10		ns
t _{d(on)}	Turn-On Delay		V _{DS} =350 V, I _D =1.0 A		12		ns
t _{d(off)}	Turn-Off Delay		V _{DS} =350 V, I _D =1.0 A		30		ns
Control Section							
f _S	Switching Frequency ⁽¹¹⁾		V _{CC} =14 V, V _{FB} =4 V	61	67	73	kHz
Δf _S	Switching Frequency Variation ⁽¹¹⁾		-25°C < T _J < 125°C		±5	±10	%
D _{MAX}	Maximum Duty Ratio		V _{CC} =14 V, V _{FB} =4 V	61	67	73	%
D _{MIN}	Minimum Duty Ratio		V _{CC} =14 V, V _{FB} =0 V			0	%
I _{FB}	Feedback Source Current		V _{FB} =0 V	65	90	115	μA
V _{START}	UVLO Threshold Voltage		V _{FB} =0 V, V _{CC} Sweep	11	12	13	V
V _{STOP}			After Turn-on, V _{FB} =0 V	7.0	7.5	8.0	V
t _{S/S}	Internal Soft-Start Time		V _{STR} =40 V, V _{CC} Sweep		15		ms
V _{RECOMM}	Recommended V _{CC} Range			13		23	V
Burst Mode Section							
V _{BURH}	Burst-Mode Voltage		V _{CC} =14 V, V _{FB} Sweep	0.45	0.50	0.55	V
V _{BURL}				0.30	0.35	0.40	V
V _{HYS}					150		mV
Protection Section							
I _{LIM}	Peak Drain Current Limit		di/dt=170 mA/μs	0.70	0.80	0.90	A
V _{SD}	Shutdown n Feedback Voltage		V _{CC} =14 V, V _{FB} Sweep	6.45	7.00	7.55	V
I _{DELAY}	Shutdown n Delay Current		V _{CC} =14 V, V _{FB} =4 V	1.2	2.0	2.8	μA
t _{LEB}	Leading-Edge Blanking Time ^(11,12)				300		ns
V _{OVP}	Over-Voltage Protection		V _{CC} Sweep	23.0	24.5	26.0	V
V _{INH}	Line Over-Voltage Protection Threshold Voltage		V _{CC} =14 V, V _{IN} Sweep	1.885	1.950	2.015	V
V _{INHYS}	Line Over-Voltage Protection Hysteresis		V _{CC} =14 V, V _{IN} Sweep		0.06		V
t _{OSP}	Output-Short Protection ⁽¹¹⁾	Threshold Time	OSP Triggered when t _{ON} <t _{OSP} & V _{FB} >V _{OSP} (Lasts Longer than t _{OSP_FB})	0.7	1.0	1.3	μs
V _{OSP}		Threshold V _{FB}		1.8	2.0	2.2	V
t _{OSP_FB}		V _{FB} Blanking Time		2.0	2.5	3.0	μs
T _{SD}	Thermal Shutdown n Temperature ⁽¹¹⁾		Shutdown n Temperature	125	135	145	°C
T _{HYS}			Hysteresis		60		°C

Continued on the following page...

Electrical Characteristics (Continued)T_J = 25°C unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Total Device Section						
I _{OP}	Operating Supply Current, (Control Part in Burst Mode)	V _{CC} =14 V, V _{FB} =0 V	0.3	0.4	0.5	mA
I _{OPS}	Operating Switching Current, (Control Part and SenseFET Part)	V _{CC} =14 V, V _{FB} =2 V	0.8	1.2	1.6	mA
I _{START}	Start Current	V _{CC} =11 V (Before V _{CC} Reaches V _{START})	85	120	155	μA
I _{CH}	Startup Charging Current	V _{CC} =V _{FB} =0 V, V _{STR} =40 V	0.7	1.0	1.3	mA
V _{STR}	Minimum V _{STR} Supply Voltage	V _{CC} =V _{FB} =0 V, V _{STR} Sweep		26		V

Notes:

11. Although these parameters are guaranteed, they are not 100% tested in production.
 12. t_{LEB} includes gate turn-on time.

Typical Performance Characteristics

Characteristic graphs are normalized at $T_A=25^\circ\text{C}$.




Figure 4. Operating Supply Current (I_{OP}) vs. T_A




Figure 5. Operating Switching Current (I_{OPS}) vs. T_A




Figure 6. Startup Charging Current (I_{CH}) vs. T_A




Figure 7. Peak Drain Current Limit (I_{LIM}) vs. T_A




Figure 8. Feedback Source Current (I_{FB}) vs. T_A




Figure 9. Shutdown Delay Current (I_{DELAY}) vs. T_A

Typical Performance Characteristics

Characteristic graphs are normalized at $T_A=25^\circ\text{C}$.




Figure 10. UVLO Threshold Voltage (V_{START}) vs. T_A




Figure 11. UVLO Threshold Voltage (V_{STOP}) vs. T_A




Figure 12. Shutdown Feedback Voltage (V_{SD}) vs. T_A




Figure 13. Over-Voltage Protection (V_{OVP}) vs. T_A




Figure 14. Switching Frequency (f_s) vs. T_A




Figure 15. Maximum Duty Ratio (D_{MAX}) vs. T_A

Typical Performance Characteristics

Characteristic graphs are normalized at $T_A=25^\circ\text{C}$.




Figure 16. Line OVP (V_{INH}) vs. T_A




Figure 17. Hysteresis of LOVP (V_{INHYS}) vs. T_A

Functional Description

1. Startup: At startup, an internal high-voltage current source supplies the internal bias and charges the external capacitor (C_{VCC}) connected to the V_{CC} pin, as illustrated in Figure 18. When V_{CC} reaches 12 V, the FSL117MRIN begins switching and the internal high-voltage current source is disabled. Normal switching operation continues and the power is supplied from the auxiliary transformer winding unless V_{CC} goes below the stop voltage of 7.5 V.




Figure 18. Startup Block

2. Soft-Start: The internal soft-start circuit increases the PWM comparator inverting input voltage, together with the SenseFET current, slowly after startup. The typical soft-start time is 15 ms. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased to smoothly establish the required output voltage. This helps prevent transformer saturation and reduces stress on the secondary diode during startup.

3. Feedback Control: This device employs current-mode control, as shown in Figure 19. An opto-coupler (such as the FOD817) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R_{SENSE} resistor makes it possible to control the switching duty cycle. When the reference pin voltage of the shunt regulator exceeds the internal reference voltage of 2.5 V, the opto-coupler LED current increases, pulling down the feedback voltage and reducing drain current. This typically occurs when the input voltage is increased or the output load is decreased.

3.1 Pulse-by-Pulse Current Limit: Because current-mode control is employed, the peak current through the SenseFET is limited by the inverting input of the PWM comparator (V_{FB}^*), as shown in Figure 19. Assuming that the 90 μ A current source flows only through the internal resistor ($3R + R = 27$ k Ω), the cathode voltage of diode D2 is about 2.5 V. Since D1 is blocked when the feedback voltage (V_{FB}) exceeds 2.5 V, the maximum voltage of the cathode of D2 is clamped at this voltage. Therefore, the peak value of the current through the SenseFET is limited.

3.2 Leading-Edge Blanking (LEB): At the instant the internal SenseFET is turned on, a high-current spike usually occurs through the SenseFET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the R_{SENSE} resistor leads to incorrect feedback operation in the current-mode PWM control. To counter this effect, the FSL117MRIN employs a leading-edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for t_{LEB} (300 ns) after the SenseFET is turned on.




Figure 19. Pulse Width Modulation Circuit

4.3. Output-Short Protection (OSP): If the output is shorted, steep current with extremely high di/dt can flow through the SenseFET during the minimum turn-on time. Such a steep current creates high-voltage stress on the drain of the SenseFET when turned off. To protect the device from this abnormal condition, OSP is included. It is comprised of detecting V_{FB} and SenseFET turn-on time. When the V_{FB} is higher than 2.0 V and the SenseFET turn-on time is lower than 1.0 μ s, the FSL117MRIN recognizes this condition as an abnormal error and shuts down PWM switching until V_{CC} reaches V_{START} again. An abnormal condition output short is shown in Figure 23.




Figure 23. Output-Short Protection

4.4 Over-Voltage Protection (OVP): If the secondary-side feedback circuit malfunctions or a solder defect causes an opening in the feedback path, the current through the opto-coupler transistor becomes almost zero. Then V_{FB} climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is triggered. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before the overload protection is triggered, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an OVP circuit is employed. In general, the V_{CC} is proportional to the output voltage and the FSL117MRIN uses V_{CC} instead of directly monitoring the output voltage. If V_{CC} exceeds 24.5 V, an OVP circuit is triggered, resulting in the termination of the switching operation. To avoid undesired activation of OVP during normal operation, V_{CC} should be designed to be below 24.5 V.

4.5 Thermal Shutdown (TSD): The SenseFET and the control IC on a die in one package makes it easier for the control IC to detect the temperature of the SenseFET. If the temperature exceeds $\sim 140^\circ\text{C}$, the thermal shutdown is triggered and stops operation. The FSL117MRIN operates in auto-restart mode until the temperature decreases to around 75°C , when normal operation resumes.

4.6 Line Over-Voltage Protection (LOVP): If the line input voltage is increased to an undesirable level, high line input voltage creates high-voltage stress on the entire system. To protect from this abnormal condition, LOVP is included. It is comprised of detecting V_{IN} using divided resistors. When V_{IN} is higher than 1.95 V, this condition is recognized as an abnormal error and PWM switching shuts down until V_{IN} decreases to around 1.89 V (60 mV hysteresis).




Figure 24. Line Over-Voltage Protection

Unlike previous Power Switch families, FSL117MRIN's V_{IN} pin can detect the AC line over-voltage protection function. When the line input voltage exceeds predetermined level at the V_{IN} pin, the controller initiates a fault signal and shuts down PWM output. To prevent erroneous activation of LOVP, the LOVP function is triggered when line over-voltage lasts more than a specific time. An important feature of the LOVP function is auto-recovery. The controller continuously monitors line input voltage, even under fault condition, and turns PWM output on when over-voltage condition disappears. Equation (1) calculates the level of input over voltage to RMS value:

$$V_{IN_ovp} = 1.95 \times \left(\frac{(R1 + R2)}{R1} \right) \quad (1)$$

The resistance of the divided resistor can be adjusted as necessary. Small resistance can bring relatively large standby power consumption at light-load condition. To avoid this situation, a several M Ω resistor is recommended. For stable operation, a several M Ω resistor should accompany a capacitor with hundreds of pF capacitance between the V_{IN} and GND pins.

5. Soft Burst Mode: To minimize power dissipation in Standby Mode, the FSL117MRIN enters Burst Mode. As the load decreases, the feedback voltage decreases. The device automatically enters Burst Mode when the feedback voltage drops below V_{BURL} (300 mV), as shown in Figure 25. At this point, switching stops and the output voltages start to drop at a rate dependent on standby current load. This causes the feedback voltage to rise. Once it passes V_{BURH} (450 mV), switching resumes. Feedback voltage then falls and the process repeats. Burst Mode alternately enables and disables switching of the SenseFET, reducing switching loss in Standby Mode.

6. Random Frequency Fluctuation (RFF): Fluctuating switching frequency of an SMPS can reduce EMI by spreading the energy over a wide frequency range. The amount of EMI reduction is directly related to the switching frequency variation, which is limited internally. The switching frequency is determined randomly by external feedback voltage and an internal free-running oscillator at every switching instant. This random frequency fluctuation scatters the EMI noise around typical switching frequency (67 kHz) effectively and can reduce the cost of the input filter included to meet the EMI requirements (e.g. EN55022).




Figure 25. Burst-Mode Operation





Figure 26. Random Frequency Fluctuation

Physical Dimensions



NOTES: UNLESS OTHERWISE SPECIFIED

A) THIS PACKAGE CONFORMS TO

JEDEC MS-001 VARIATION BA

B) ALL DIMENSIONS ARE IN MILLIMETERS.

C) DIMENSIONS ARE EXCLUSIVE OF BURRS,
MOLD FLASH, AND TIE BAR EXTRUSIONS.D) DIMENSIONS AND TOLERANCES PER
ASME Y14.5M-1994

E) DRAWING FILENAME AND REVISON: MKT-N08FREX2.

Figure 27. 8-Lead, Dual Inline Package, 8DIP.

Package drawings are provided as a service to customers considering ON Semiconductor components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact an ON Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of ON Semiconductor's worldwide terms and conditions, specifically the warranty therein, which covers ON Semiconductor products.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada.

Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local
Sales Representative