

HS-3182

ARINC 429 Bus Interface Line Driver Circuit

FN2963
Rev.3.01
Feb 28, 2020

The HS-3182 is a monolithic dielectric ally isolated bipolar differential line driver designed to meet the specifications of ARINC 429. This device is intended to be used with a companion chip, HS-3282 CMOS ARINC Bus Interface Circuit, which provides the data formatting and processor interface function.

All logic inputs are TTL and CMOS compatible. In addition to the DATA (A) and DATA (B) inputs, there are also inputs for CLOCK and SYNC signals which are AND'd with the DATA inputs. This feature enhances system performance and allows the HS-3182 to be used with devices other than the HS-3182.

Three power supplies are necessary to operate the HS-3182: $+V = +15V \pm 10\%$, $-V = -15V \pm 10\%$, and $V_1 = 5V \pm 5\%$. V_{REF} is used to program the differential output voltage swing such that $V_{OUT} (DIFF) = \pm 2V_{REF}$. Typically, $V_{REF} = V_1 = 5V \pm 5\%$, but a separate power supply may be used for V_{REF} which should not exceed 6V.

The driver output impedance is $75\Omega \pm 20\%$ at $+25^\circ C$. Driver output rise and fall times are independently programmed through the use of two external capacitors connected to the CA and CB inputs. Typical capacitor values are $CA = CB = 75pF$ for high-speed operation (100KBPS), and $CA = CB = 300pF$ for low-speed operation (12KBPS to 14.5KBPS). The outputs are protected against overvoltage and short circuit as shown in the Block Diagram. The HS-3182 is designed to operate across an ambient temperature range of $-55^\circ C$ to $+125^\circ C$ or $-40^\circ C$ to $+85^\circ C$.

TABLE 1. TRUTH TABLE

SYNC	CLK	DATA (A)	DATA (B)	A _{OUT}	B _{OUT}	COMMENTS
X	L	X	X	0V	0V	Null
L	X	X	X	0V	0V	Null
H	H	L	L	0V	0V	Null
H	H	L	H	-V _{REF}	+V _{REF}	Low
H	H	H	L	+V _{REF}	-V _{REF}	High
H	H	H	H	0V	0V	Null

Related Literature



For a full list of related documents, visit our website:

- [HS-3182](#) device page

Features

- RoHS/Pb-free Available for SBDIP Package (100% Gold Termination Finish)
- TTL and CMOS Compatible Inputs
- Adjustable Rise and Fall Times via Two External Capacitors
- Programmable Output Differential Voltage via V_{REF} Input
- Operates at Data Rates Up to 100k Bits/s
- Output Short Circuit Proof and Contains Overvoltage Protection
- Outputs are Inhibited (0V) If DATA (A) and DATA (B) Inputs are Both in the "Logic One" State
- DATA (A) and DATA (B) Signals are "AND'd" with Clock and Sync Signals
- Full Military Temperature Range

Pinouts




Ordering Information

ORDERING SMD NUMBER	PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
N/A	HS1-3182-9+ (Note 1)	-40 to +85	16 Ld SBDIP, Solder Seal (Pb-free)	D16.3
N/A	HS1-3182-8 (Note 1)	-55 to +125	16 Ld SBDIP, Solder Seal (Pb-free)	D16.3
5962-8687901EA	5962-8687901EA	-55 to +125	16 Ld SBDIP, Solder Seal	D16.3
N/A	HS4-3182-8	-55 to +125	28 Ld TER CLCC, Solder Seal	J28.A


NOTES:

1. These Pb-free Hermetic packaged products employ 100% Au plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.

Block Diagram



Typical Application



NOTE: The rise and fall time of the outputs are set to ARINC specified values by C_A and C_B . Typical $C_A = C_B = 75pF$ for high speed and $300pF$ for low speed operation. The output HI and low levels are set to ARINC specifications by V_{REF} .

Absolute Maximum Ratings

Voltage Between +V and -V Terminals	.40V
V _I	.7V
V _{REF}	.6V
Logic Input Voltage	GND -0.3V to V _I +0.3V
Output Short Circuit Duration	(Note 4)
Output Overvoltage Protection	(Note 5)

Operating Conditions

Operating Voltage	
+V	+15V ±10%
-V	-15V ±10%
V _I	5V ±5%
V _{REF} (For ARINC 429)	5V ±5%
Operating Temperature Range	
HS-3182-9+	-40°C to +85°C
HS-3182-8	-55°C to +125°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

NOTES:

2. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See TB379 for details.
3. θ_{JC} , the "case temp" location is the center of the package underside.
4. Heat sink may be required for 100k bits/s at +125°C and output short circuit at +125°C.
5. The fuses used for output overvoltage protection may be blown by a fault at each output of greater than ±6.5V relative to GND.

DC Electrical Specifications

Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified.
Temperature limits established by characterization and are not production tested.

DC PARAMETER	SYMBOL	CONDITIONS (Note 6)	MIN	MAX	UNITS
Supply Current +V (Operating)	I _{CCOP} (+V)	No Load (0k to 100k bits/s)	-	16	mA
Supply Current -V (Operating)	I _{CCOP} (-V)	No Load (0k to 100k bits/s)	-16	-	mA
Supply Current V _I (Operating)	I _{CCOP} (V _I)	No Load (0k to 100k bits/s)	-	975	μA
Supply Current V _{REF} (Operating)	I _{CCOP} (V _{REF})	No Load (0k to 100k bits/s)	-1.0	-	mA
Logic "1" Input Voltage	V _{IH}		2.0	-	V
Logic "0" Input Voltage	V _{IL}		-	0.5	V
Output Voltage High (Output to GND)	V _{OH}	No Load (0k to 100k bits/s)	V _{REF} (-250mV)	V _{REF} (+250mV)	
Output Voltage Low (Output to GND)	V _{OL}	No Load (0k to 100k bits/s)	-V _{REF} (-250mV)	-V _{REF} (+250mV)	
Output Voltage Null	V _{NULL}	No Load (0k to 100k bits/s)	-250	+250	mV
Input Current (Input Low)	I _{IL}		-20	-	mA
Input Current (Input High)	I _{IH}		-	10	mA
Output Short Circuit Current (Output High)	I _{OHSC}	Short to GND	-	-80	mA
Output Short Circuit Current (Output Low)	I _{OLSC}	Short to GND	80	-	mA
Output Impedance	Z _O	T _A = +25°C	60	90	Ω

NOTES:

6. +V = +15V ±10%, -V = -15V ±10%, V_I = V_{REF} = 5V ±5%, unless otherwise specified T_A = -40°C to +85°C for HS-3182-9+ and T_A = -55°C to +125°C for HS-3182-8.

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
SBDIP Package	68	12
CLCC Package	54	10
Storage Temperature Range	-65°C to +150°C	
Maximum Junction Temperature	+175°C	

Die Characteristics

Number of Transistors or Gates	133
--------------------------------	-----

AC Electrical Specifications

AC PARAMETER	SYMBOL	CONDITIONS (Note 7)	MIN	MAX	UNITS
Rise Time (A _{OUT} , B _{OUT})	t _R	C _A = C _B = 75pF, (Note 8)	1	2	μs
		(at T _A = -55°C Only)	0.9	2.4	μs
		C _A = C _B = 300pF, (Note 8)	3	9	μs
Fall Time (A _{OUT} , B _{OUT})	t _F	C _A = C _B = 75pF, (Note 9)	1	2	μs
		(at T _A = -55°C Only)	0.9	2.4	μs
		C _A = C _B = 300pF, (Note 9)	3	9	μs
Propagation Delay Input to Output	t _{PLH}	C _A = C _B = 75pF, No Load	-	3.3	μs
Propagation Delay Input to Output	t _{PHL}	C _A = C _B = 75pF, No Load	-	3.3	μs

NOTES:

7. +V = +15V, -V = -15V, V₁ = V_{REF} = 5V, unless otherwise specified T_A = -40°C to +85°C for HS-3182-9+ and T_A = -55°C to +125°C for HS-3182-8.
8. t_R measured 50% to 90% x 2, no load.
9. t_F measured 50% to 10% x 2, no load.

Electrical Specifications

PARAMETER	SYMBOL	CONDITIONS (NOTE 10)	MIN	MAX	UNITS
Input Capacitance	C _{IN}	T _A = +25°C	-	15	pF
Supply Current +V (Short Circuit)	I _{SC} (+V)	Short to GND, T _A = +25°C	-	150	mA
Supply Current -V (Short Circuit)	I _{SC} (-V)	Short to GND, T _A = +25°C	-150	-	mA

NOTES:

10. Limits established by characterization and are not production tested.


Power SpecificationsNominal Power at +25°C, +V = +15V, -V = -15V, V₁ = V_{REF} = 5V, Notes 11, 13

DATA RATE (k BITS/s)	LOAD	+V	V-	V ₁	CHIP POWER	POWER DISSIPATION IN LOAD
0 to 100	No Load	11mA	-10mA	600μA	325mW	0
12.5 to 14	Full Load, Note 12	24mA	-24mA	600μA	660mW	60mW
100	Full Load, Note 12	46mA	-46mA	600μA	1 Watt	325mW

NOTES:

11. Heat sink may be required for 100k bits/s at +125°C and output short circuit at +125°C.
Thermal characteristics: $T_{(CASE)} = T_{(JUNCTION)} - \theta_{(JUNCTION - CASE)} P_{(DISSIPATION)}$
Where: $T_{(JUNCTION MAX)} = +175^{\circ}\text{C}$
 $\theta_{(JUNCTION - CASE)} = 10.9^{\circ}\text{C/W}$ (6.1°C/W for LCC)
 $\theta_{(JUNCTION - AMBIENT)} = 73.5^{\circ}\text{C/W}$ (54.0°C/W for LCC)
12. Full Load for ARINC 429: R_L = 400Ω and C_L = 30,000pF in parallel between A_{OUT} and B_{OUT} (See "Block Diagram" on page 3).
13. Output Overvoltage Protection: The fuses used for output overvoltage protection may be blown by a fault at each output of greater than ±6.5V relative to GND.

Driver Waveforms



NOTES:

t_R measured 50% to 90% x 2



t_F measured 50% to 10% x 2

$V_{IH} = 5V$ $V_{OL} = -4.75V$ to $-5.25V$

$V_{IL} = 0V$ $V_{OH} = 4.75V$ to $5.25V$

When the Data (A) input is in the Logic One state and the Data (B) input is in the Logic Zero state, A_{OUT} is equal to V_{REF} and B_{OUT} is equal to $-V_{REF}$. This constitutes the Output High state. Data (A) and Data (B) both in the Logic Zero state causes both A_{OUT} and B_{OUT} to be equal to 0V which designates the output Null state. Data (A) in the Logic Zero state and Data (B) in the Logic One state causes A_{OUT} to be equal to $-V_{REF}$ and B_{OUT} to be equal to V_{REF} which is the Output Low state.

Burn-In Schematic



NOTES:

$R = 400\Omega \pm 5\%$

$C_1 = 0.03mF \pm 20\%$

$C_2 = C_3 = 500pF$, NPO

+V = +15.5V $\pm 0.5V$

-V = -15.5V $\pm 0.5V$

$V_1 = +5.5V \pm 0.5V$

A 0.0mF decoupling capacitor is required on each of the three supply lines (+V, -V and V_1) at every 3rd Burn-In socket.

Ambient Temp. Max. = +125°C.

Package = 16 Lead Side Brazed DIP.

Pulse Conditions = A & B = 6.25kHz $\pm 10\%$. B is delayed one-half cycle and in sync with A.

$V_{IH} = 2.0V$ Min.

$V_{IL} = 0.5V$ Max.



Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please visit our website to make sure you have the latest revision.

DATE	REVISION	CHANGE
Feb 28, 2020	3.01	Updated Ordering information table. Added Revision History. Updated disclaimer.

Package Outline Drawings

For the most recent package outline drawing, see [J28.A](#).




J28.A MIL-STD-1835 CQCC1-N28 (C-4)
28 Pad Ceramic Leadless Chip Carrier Package (CLCC)

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.060	0.100	1.52	2.54	6, 7
A1	0.050	0.088	1.27	2.23	-
B	-	-	-	-	-
B1	0.022	0.028	0.56	0.71	2, 4
B2	0.072 REF		1.83 REF		-
B3	0.006	0.022	0.15	0.56	-
D	0.442	0.460	11.23	11.68	-
D1	0.300 BSC		7.62 BSC		-
D2	0.150 BSC		3.81 BSC		-
D3	-	0.460	-	11.68	2
E	0.442	0.460	11.23	11.68	-
E1	0.300 BSC		7.62 BSC		-
E2	0.150 BSC		3.81 BSC		-
E3	-	0.460	-	11.68	2
e	0.050 BSC		1.27 BSC		-
e1	0.015	-	0.38	-	2
h	0.040 REF		1.02 REF		5
j	0.020 REF		0.51 REF		5
L	0.045	0.055	1.14	1.40	-
L1	0.045	0.055	1.14	1.40	-
L2	0.075	0.095	1.90	2.41	-
L3	0.003	0.015	0.08	0.038	-
ND	7		7		3
NE	7		7		3
N	28		28		3

Rev. 0 5/18/94

NOTES:

- Metallized castellations shall be connected to plane 1 terminals and extend toward plane 2 across at least two layers of ceramic or completely across all of the ceramic layers to make electrical connection with the optional plane 2 terminals.
- Unless otherwise specified, a minimum clearance of 0.015 inch (0.38mm) shall be maintained between all metallized features (e.g., lid, castellations, terminals, thermal pads, etc.)
- Symbol "N" is the maximum number of terminals. Symbols "ND" and "NE" are the number of terminals along the sides of length "D" and "E", respectively.
- The required plane 1 terminals and optional plane 2 terminals (if used) shall be electrically connected.
- The corner shape (square, notch, radius, etc.) may vary at the manufacturer's option, from that shown on the drawing.
- Chip carriers shall be constructed of a minimum of two ceramic layers.
- Dimension "A" controls the overall package thickness. The maximum "A" dimension is package height before being solder dipped.
- Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Controlling dimension: INCH.



NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
5. Dimension Q shall be measured from the seating plane to the base plane.
6. Measure dimension S1 at all four corners.
7. Measure dimension S2 from the top of the ceramic body to the nearest metallization or lead.
8. N is the maximum number of terminal positions.
9. Braze fillets shall be concave.
10. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
11. Controlling dimension: INCH.

D16.3 MIL-STD-1835 CDIP2-T16 (D-2, Configuration C)
16 Lead Ceramic Dual-In-Line Metal Seal Package (SBDIP)

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.200	-	5.08	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
c	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	0.840	-	21.34	-
E	0.220	0.310	5.59	7.87	-
e	0.100 BSC		2.54 BSC		-
eA	0.300 BSC		7.62 BSC		-
eA/2	0.150 BSC		3.81 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	5
S1	0.005	-	0.13	-	6
S2	0.005	-	0.13	-	7
α	90°	105°	90°	105°	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
M	-	0.0015	-	0.038	2
N	16		16		8

Rev. 0 4/94

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.