

# 32K x 16 Static RAM

#### **Features**

- 5.0V operation (± 10%)
- High speed
  - t<sub>AA</sub> = 10 ns
- Low active power
  - 825 mW (max., 10 ns, "L" version)
- · Very Low standby power
  - 550 μW (max., "L" version)
- Automatic power-down when deselected
- Independent Control of Upper and Lower bytes
- Available in 44-pin TSOP II and 400-mil SOJ

#### **Functional Description**


The CY7C1020 is a high-performance CMOS static RAM organized as 32,768 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking chip enable (CE) and write enable (WE) inputs LOW. If byte low enable (BLE) is LOW, then data from I/O pins (I/O<sub>1</sub> through I/O<sub>8</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>14</sub>). If byte high enable (BHE) is LOW, then data from I/O pins (I/ $\tilde{O}_9$  through I/O<sub>16</sub>) is written into the location specified on the address pins ( $A_0$  through  $A_{14}$ ).

Reading from the device is accomplished by taking chip enable (CE) and output enable (OE) LOW while forcing the write enable (WE) HIGH. If byte low enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>1</sub> to I/O<sub>8</sub>. If byte high enable (BHE) is LOW, then data from memory will appear on I/O<sub>9</sub> to I/O<sub>16</sub>. See the truth table at the back of this datasheet for a complete description of read and write modes.

The input/output pins (I/O<sub>1</sub> through I/O<sub>16</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and  $\overline{WE}$  LOW).

The CY7C1020 is available in standard 44-pin TSOP type II and 400-mil-wide SOJ packages.



#### **Selection Guide**

|                                   |   | 7C1020-10 | 7C1020-12 | 7C1020-15 | 7C1020-20 |
|-----------------------------------|---|-----------|-----------|-----------|-----------|
| Maximum Access Time (ns)          |   | 10        | 12        | 15        | 20        |
| Maximum Operating Current (mA)    |   | 180       | 170       | 160       | 160       |
|                                   | L | 150       | 140       | 130       | 130       |
| Maximum CMOS Standby Current (mA) |   | 3         | 3         | 3         | 3         |
|                                   | L | 0.1       | 0.1       | 0.1       | 0.1       |

Shaded area contains advance information.



### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied .......55°C to +125°C Supply Voltage on  $\rm V_{CC}$  to Relative  $\rm GND^{[1]}$  .... –0.5V to +7.0V DC Voltage Applied to Outputs in High Z State<sup>[1]</sup>.....-0.5V to V<sub>CC</sub> +0.5V DC Input Voltage<sup>[1]</sup>.....-0.5V to V<sub>CC</sub> +0.5V

| Current into Outputs (LOW)                             | 20 mA   |
|--|---------|
| Static Discharge Voltage(per MIL-STD-883, Method 3015) | >2001V  |
| Latch-Up Current                                       | >200 mA |

## **Operating Range**

| Range      | Ambient<br>Temperature <sup>[2]</sup> | v <sub>cc</sub> |
|------------|---------------------------------------|-----------------|
| Commercial | 0°C to +70°C                          | 4.5V-5.5V       |


# Electrical Characteristics Over the Operating Range

|                  |                                  |  |   | 7C10 | 20-10 | 7C1020-12 |      | 7C1020-15 |      |      |
|------------------|----------------------------------|--|---|------|-------|-----------|------|-----------|------|------|
| Parameter        | Description                      | Test Conditions  |   | Min. | Max.  | Min.      | Max. | Min.      | Max. | Unit |
| V <sub>OH</sub>  | Output HIGH Voltage              | $V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$                          |   | 2.4  |       | 2.4       |      | 2.4       |      | V    |
| V <sub>OL</sub>  | Output LOW Voltage               | $V_{CC} = Min., I_{OL} = 8.0 \text{ m}$                            | Α |      | 0.4   |           | 0.4  |           | 0.4  | V    |
| V <sub>IH</sub>  | Input HIGH Voltage               |  |   | 2.2  | 6.0   | 2.2       | 6.0  | 2.2       | 6.0  | V    |
| V <sub>IL</sub>  | Input LOW Voltage <sup>[1]</sup> |  |   | -0.5 | 0.8   | -0.5      | 0.8  | -0.5      | 0.8  | V    |
| I <sub>IX</sub>  | Input Load Current               | $GND \le V_1 \le V_{CC}$   |   | -1   | +1    | -1        | +1   | -1        | +1   | μΑ   |
| I <sub>OZ</sub>  | Output Leakage<br>Current        | $GND \le V_I \le V_{CC}$ , Output Disabled                         |   | -2   | +2    | -2        | +2   | -2        | +2   | μΑ   |
| I <sub>CC</sub>  | V <sub>CC</sub> Operating        | V <sub>CC</sub> = Max.,  |   |      | 180   |           | 170  |           | 160  | mA   |
|                  | Supply Current                   | t $I_{OUT} = 0 \text{ mA},$<br>$f = f_{MAX} = 1/t_{RC}$            | L |      | 150   |           | 140  |           | 130  |      |
| I <sub>SB1</sub> | Automatic CE                     | Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$                         |   |      | 20    |           | 20   |           | 20   | mA   |
|                  | Power-Down Current —TTL Inputs   | $V_{IN} \ge V_{IH} \text{ or}$<br>$V_{IN} \le V_{IL}, f = f_{MAX}$ | L |      | 10    |           | 10   |           | 10   |      |
| I <sub>SB2</sub> | Automatic CE                     | Max. V <sub>CC</sub> ,   |   |      | 3     |           | 3    |           | 3    | mA   |
|                  | Power-Down Current —CMOS Inputs  |  | L |      | 100   |           | 100  |           | 100  | μΑ   |

Shaded area contains advance information.

#### Notes:

V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.
 T<sub>A</sub> is the "instant on" case temperature.



### Electrical Characteristics Over the Operating Range (continued)

|                  |                                  |  |  | 7C10 | 20-20 |      |
|------------------|----------------------------------|--|--|------|-------|------|
| Parameter        | Description Test Conditions      |  |  |      | Max.  | Unit |
| V <sub>OH</sub>  | Output HIGH Voltage              | V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA  | $V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$                |      |       | V    |
| V <sub>OL</sub>  | Output LOW Voltage               | V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA   |  |      | 0.4   | V    |
| V <sub>IH</sub>  | Input HIGH Voltage               |  |  | 2.2  | 6.0   | V    |
| V <sub>IL</sub>  | Input LOW Voltage <sup>[1]</sup> |  |  | -0.5 | 0.8   | V    |
| I <sub>IX</sub>  | Input Load Current               | $GND \leq V_I \leq V_{CC}$   |  | -1   | +1    | μА   |
| I <sub>OZ</sub>  | Output Leakage Current           | $GND \le V_I \le V_{CC}$ , Output Dis  | GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub> , Output Disabled |      | +2    | μА   |
| I <sub>CC</sub>  | V <sub>CC</sub> Operating        | V <sub>CC</sub> = Max.,  |  |      | 160   | mA   |
|                  | Supply Current                   | $I_{OUT} = 0 \text{ mÅ},$<br>$f = f_{MAX} = 1/t_{RC}$                                    | L  |      | 130   |      |
| I <sub>SB1</sub> | Automatic CE                     | Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$   |  |      | 20    | mA   |
|                  | Power-Down Current —TTL Inputs   | $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$                               | L  |      | 10    |      |
| I <sub>SB2</sub> | Automatic CE                     | Max. V <sub>CC</sub> ,   |  |      | 3     | mA   |
|                  | Power-Down Current —CMOS Inputs  | $ \overline{CE} \ge V_{CC} - 0.3V,  V_{IN} \ge V_{CC} - 0.3V,  or V_{IN} \le 0.3V, f=0 $ | L  |      | 100   | μА   |


Shaded area contains advance information.

# Capacitance<sup>[3]</sup>

| Parameter        | Description        | Test Conditions                         | Max. | Unit |
|------------------|--------------------|---|------|------|
| C <sub>IN</sub>  | Input Capacitance  | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 8    | pF   |
| C <sub>OUT</sub> | Output Capacitance | $V_{CC} = 5.0V$                         | 8    | pF   |

#### Note:

#### **AC Test Loads and Waveforms**



<sup>3.</sup> Tested initially and after any design or process changes that may affect these parameters.



# Switching Characteristics<sup>[4]</sup> Over the Operating Range

|                   |                                     | 7C10 | 20-10 | 7C10 | 20-12 | 7C1020-15 |      | 7C1020-20 |      |      |
|-------------------|-------------------------------------|------|-------|------|-------|-----------|------|-----------|------|------|
| Parameter         | Description                         | Min. | Max.  | Min. | Max.  | Min.      | Max. | Min.      | Max. | Unit |
| READ CYC          | LE                                  |      |       |      |       | •         |      |           | •    |      |
| t <sub>RC</sub>   | Read Cycle Time                     | 10   |       | 12   |       | 15        |      | 20        |      | ns   |
| t <sub>AA</sub>   | Address to Data Valid               |      | 10    |      | 12    |           | 15   |           | 20   | ns   |
| t <sub>OHA</sub>  | Data Hold from Address Change       | 3    |       | 3    |       | 3         |      | 3         |      | ns   |
| t <sub>ACE</sub>  | CE LOW to Data Valid                |      | 10    |      | 12    |           | 15   |           | 20   | ns   |
| t <sub>DOE</sub>  | OE LOW to Data Valid                |      | 5     |      | 5     |           | 7    |           | 9    | ns   |
| t <sub>LZOE</sub> | OE LOW to Low Z                     | 0    |       | 0    |       | 0         |      | 0         |      | ns   |
| t <sub>HZOE</sub> | OE HIGH to High Z <sup>[5, 6]</sup> |      | 5     |      | 6     |           | 7    |           | 8    | ns   |
| t <sub>LZCE</sub> | CE LOW to Low Z <sup>[6]</sup>      | 3    |       | 3    |       | 3         |      | 3         |      | ns   |
| t <sub>HZCE</sub> | CE HIGH to High Z <sup>[5, 6]</sup> |      | 5     |      | 6     |           | 7    |           | 8    | ns   |
| t <sub>PU</sub>   | CE LOW to Power-Up                  | 0    |       | 0    |       | 0         |      | 0         |      | ns   |
| t <sub>PD</sub>   | CE HIGH to Power-Down               |      | 12    |      | 12    |           | 15   |           | 20   | ns   |
| t <sub>DBE</sub>  | Byte enable to Data Valid           |      | 5     |      | 6     |           | 7    |           | 9    | ns   |
| t <sub>LZBE</sub> | Byte enable to Low Z                | 0    |       | 0    |       | 0         |      | 0         |      | ns   |
| t <sub>HZBE</sub> | Byte disable to High Z              |      | 5     |      | 6     |           | 7    |           | 9    | ns   |
| WRITE CYC         | ;LE <sup>[7]</sup>                  |      |       |      |       |           |      |           |      |      |
| t <sub>WC</sub>   | Write Cycle Time                    | 10   |       | 12   |       | 15        |      | 12        |      | ns   |
| t <sub>SCE</sub>  | CE LOW to Write End                 | 8    |       | 9    |       | 10        |      | 12        |      | ns   |
| t <sub>AW</sub>   | Address Set-Up to Write End         | 7    |       | 8    |       | 10        |      | 12        |      | ns   |
| t <sub>HA</sub>   | Address Hold from Write End         | 0    |       | 0    |       | 0         |      | 0         |      | ns   |
| t <sub>SA</sub>   | Address Set-Up to Write Start       | 0    |       | 0    |       | 0         |      | 0         |      | ns   |
| t <sub>PWE</sub>  | WE Pulse Width                      | 7    |       | 8    |       | 10        |      | 12        |      | ns   |
| t <sub>SD</sub>   | Data Set-Up to Write End            | 5    |       | 6    |       | 10        |      | 10        |      | ns   |
| t <sub>HD</sub>   | Data Hold from Write End            | 0    |       | 0    |       | 0         |      | 0         |      | ns   |
| t <sub>LZWE</sub> | WE HIGH to Low Z <sup>[6]</sup>     | 3    |       | 3    |       | 3         |      | 3         |      | ns   |
| t <sub>HZWE</sub> | WE LOW to High Z <sup>[5, 6]</sup>  |      | 5     |      | 6     |           | 7    |           | 9    | ns   |
| t <sub>BW</sub>   | Byte enable to end of write         | 7    |       | 8    |       | 9         |      | 12        |      | ns   |

#### Notes:


Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.

The internal write time of the memory is defined by the overlap of CELOW, WE LOW and BHE / BLE LOW. CE, WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.



# **Switching Waveforms**

# Read Cycle No.1 [8, 9] $t_{RC}$ ADDRESS $t_{AA}$ $t_{OHA}$ DATA OUT DATA VALID PREVIOUS DATA VALID 1020-5



- 8. Device is continuously selected. OE, CE, BHE and/or BHE = V<sub>IL</sub>


  9. WE is HIGH for read cycle.

  10. Address valid prior to or coincident with CE transition LOW.




# Switching Waveforms (continued)

# Write Cycle No. 1 ( $\overline{\text{CE}}$ Controlled) [11, 12]



### Write Cycle No. 2 (BLE or BHE Controlled)




#### Notes:

- 11. Data I/O is high impedance if OE or BHE and/or BLE= V<sub>IH</sub>.
  12. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



### Switching Waveforms (continued)


Write Cycle No.3 (WE Controlled, LOW)



#### **Truth Table**

| CE | OE | WE | BLE | BHE | I/O <sub>1</sub> –I/O <sub>8</sub> | I/O <sub>9</sub> -I/O <sub>16</sub> | Mode                       | Power                      |
|----|----|----|-----|-----|------------------------------------|-------------------------------------|----------------------------|----------------------------|
| Н  | Х  | Х  | Χ   | Х   | High Z                             | High Z                              | Power-Down                 | Standby (I <sub>SB</sub> ) |
| L  | L  | Н  | L   | L   | Data Out                           | Data Out                            | Read - All bits            | Active (I <sub>CC</sub> )  |
|    |    |    | L   | Н   | Data Out                           | High Z                              | Read - Lower bits only     | Active (I <sub>CC</sub> )  |
|    |    |    | Н   | L   | High Z                             | Data Out                            | Read - Upper bits only     | Active (I <sub>CC</sub> )  |
| L  | Х  | L  | L   | L   | Data In                            | Data In                             | Write - All bits           | Active (I <sub>CC</sub> )  |
|    |    |    | L   | Н   | Data In                            | High Z                              | Write - Lower bits only    | Active (I <sub>CC</sub> )  |
|    |    |    | Н   | L   | High Z                             | Data In                             | Write - Upper bits only    | Active (I <sub>CC</sub> )  |
| L  | Н  | Н  | Χ   | Х   | High Z                             | High Z                              | Selected, Outputs Disabled | Active (I <sub>CC</sub> )  |
| L  | Х  | Х  | Н   | Н   | High Z                             | High Z                              | Selected, Outputs Disabled | Active (I <sub>CC</sub> )  |

<sup>©</sup> Cypress Semiconductor Corporation, 1997. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.






# **Ordering Information**

| Speed (ns) | Ordering Code  | Package<br>Name | Package Type                 | Operating<br>Range |
|------------|----------------|-----------------|------------------------------|--------------------|
| 10         | CY7C1020-10VC  | V34             | 44-Lead (400-Mil) Molded SOJ | Commercial         |
|            | CY7C1020L-10VC | V34             | 44-Lead (400-Mil) Molded SOJ | Commercial         |
|            | CY7C1020-10ZC  | Z44             | 44-Lead TSOP Type II         | Commercial         |
|            | CY7C1020L-10ZC | Z44             | 44-Lead TSOP Type II         | Commercial         |
| 12         | CY7C1020-12VC  | V34             | 44-Lead (400-Mil) Molded SOJ | Commercial         |
|            | CY7C1020L-12VC | V34             | 44-Lead (400-Mil) Molded SOJ | Commercial         |
|            | CY7C1020-12ZC  | Z44             | 44-Lead TSOP Type II         | Commercial         |
|            | CY7C1020L-12ZC | Z44             | 44-Lead TSOP Type II         | Commercial         |
| 15         | CY7C1020-15VC  | V34             | 44-Lead (400-Mil) Molded SOJ | Commercial         |
|            | CY7C1020L-15VC | V34             | 44-Lead (400-Mil) Molded SOJ | Commercial         |
|            | CY7C1020-15ZC  | Z44             | 44-Lead TSOP Type II         | Commercial         |
|            | CY7C1020L-15ZC | Z44             | 44-Lead TSOP Type II         | Commercial         |
| 20         | CY7C1020-20VC  | V34             | 44-Lead (400-Mil) Molded SOJ | Commercial         |
|            | CY7C1020L-20VC | V34             | 44-Lead (400-Mil) Molded SOJ | Commercial         |
|            | CY7C1020-20ZC  | Z44             | 44-Lead TSOP Type II         | Commercial         |
|            | CY7C1020L-20ZC | Z44             | 44-Lead TSOP Type II         | Commercial         |

Shaded areas contain advance information. Document #: 38-00542-A

# **Package Diagrams**

### 44-Lead (400-Mil) Molded SOJ V34





### Package Diagrams (continued)

#### 44-Pin TSOP II Z44

DIMENSION (N MM (INCH)
MAX
MIN,
LEAD COPLANARITY 0.004 INCHES.

