## **Freescale Semiconductor**

Data Sheet: Technical Data

Document Number: DSP56366

Rev. 3.1, 1/2007

# **DSP56366**

# 24-Bit Audio Digital Signal Processor

## 1 Overview

The DSP56366 supports digital audio applications requiring sound field processing, acoustic equalization, and other digital audio algorithms. The DSP56366 uses the high performance, single-clock-per-cycle DSP56300 core family of programmable CMOS digital signal processors (DSPs) combined with the audio signal processing capability of the Freescale Symphony<sup>TM</sup> DSP family, as shown in Figure 1-1. This design provides a two-fold performance increase over Freescale's popular 56000 Symphony family of DSPs while retaining code compatibility. Significant architectural enhancements include a barrel shifter, 24-bit addressing, instruction cache, and direct memory access (DMA). The DSP56366 offers 120 million instructions per second (MIPS) using an internal 120 MHz clock at 3.3 V.

#### **Contents**

1	Overview	1-1
2	Signal/Connection Descriptions	2-1
3	Specifications	3-1
4	Packaging	4-1
5	Design Considerations	5-1
6	Ordering Information	6-1
Α	Power Consumption Benchmark	<b>A-</b> 1

This document contains information on a new product. Specifications and information herein are subject to change without notice. © Freescale Semiconductor, Inc., 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007.

All rights reserved.

#### **Data Sheet Conventions** This data sheet uses the following conventions: **OVERBAR** Used to indicate a signal that is active when pulled low (For example, the RESET pin is active when low.) "asserted" Means that a high true (active high) signal is high or that a low true (active low) signal is low "deasserted" Means that a high true (active high) signal is low or that a low true (active low) signal is high Voltage\* **Examples:** Signal/Symbol **Logic State** Signal State PIN True Asserted $V_{IL} / V_{OL}$ PIN False Deasserted VIH / VOH PIN V<sub>IH</sub> / V<sub>OH</sub> True Asserted $V_{IL} / V_{OL}$ False PIN Deasserted **Note:** \*Values for $V_{IL}$ , $V_{OL}$ , $V_{IH}$ , and $V_{OH}$ are defined by individual product specifications.




Figure 1-1 DSP56366 Block Diagram

DSP56366 Technical Data, Rev. 3.1

1-2 Freescale Semiconductor

#### 1.1 Features

#### 1.1.1 DSP56300 Modular Chassis

- 120 Million Instructions Per Second (MIPS) with an 120 MHz clock at 3.3V.
- Object Code Compatible with the 56K core.
- Data ALU with a 24 x 24 bit multiplier-accumulator and a 56-bit barrel shifter. 16-bit arithmetic support.
- Program Control with position independent code support and instruction cache support.
- Six-channel DMA controller.
- PLL based clocking with a wide range of frequency multiplications (1 to 4096), predivider factors (1 to 16) and power saving clock divider (2<sup>i</sup>: i=0 to 7). Reduces clock noise.
- Internal address tracing support and OnCE™ for Hardware/Software debugging.
- JTAG port.
- Very low-power CMOS design, fully static design with operating frequencies down to DC.
- STOP and WAIT low-power standby modes.

## 1.1.2 On-chip Memory Configuration

- 7Kx24 Bit Y-Data RAM and 8Kx24 Bit Y-Data ROM.
- 13Kx24 Bit X-Data RAM and 32Kx24 Bit X-Data ROM.
- 40Kx24 Bit Program ROM.
- 3Kx24 Bit Program RAM and 192x24 Bit Bootstrap ROM. 1K of Program RAM may be used as Instruction Cache or for Program ROM patching.
- 2Kx24 Bit from Y Data RAM and 5Kx24 Bit from X Data RAM can be switched to Program RAM resulting in up to 10Kx24 Bit of Program RAM.

## 1.1.3 Off-chip Memory Expansion

- External Memory Expansion Port.
- Off-chip expansion up to two 16M x 24-bit word of Data memory.
- Off-chip expansion up to 16M x 24-bit word of Program memory.
- Simultaneous glueless interface to SRAM and DRAM.

## 1.1.4 Peripheral Modules

- Serial Audio Interface (ESAI): up to 4 receivers and up to 6 transmitters, master or slave. I<sup>2</sup>S, Sony, AC97, network and other programmable protocols.
- Serial Audio Interface I(ESAI\_1): up to 4 receivers and up to 6 transmitters, master or slave. I<sup>2</sup>S, Sony, AC97, network and other programmable protocols

  The ESAI\_1 shares four of the data pins with ESAI, and ESAI\_1 does NOT support HCKR and HCKT (high frequency clocks)

#### Overview

- Serial Host Interface (SHI): SPI and I<sup>2</sup>C protocols, multi master capability, 10-word receive FIFO, support for 8, 16 and 24-bit words.
- Byte-wide parallel Host Interface (HDI08) with DMA support.
- Triple Timer module (TEC).
- Digital Audio Transmitter (DAX): 1 serial transmitter capable of supporting the SPDIF, IEC958, CP-340 and AES/EBU digital audio formats.
- Pins of unused peripherals (except SHI) may be programmed as GPIO lines.

## 1.1.5 Packaging

• 144-pin plastic LQFP package.

### 1.2 Documentation

Table 1-1 lists the documents that provide a complete description of the DSP56366 and are required to design properly with the part. Documentation is available from a local Freescale distributor, a Freescale semiconductor sales office, a Freescale Literature Distribution Center, or through the Freescale DSP home page on the Internet (the source for the latest information).

Table 1-1 DSP56366 Documentation

Document Name	Description	Order Number
DSP56300 Family Manual	Detailed description of the 56300-family architecture and the 24-bit core processor and instruction set	DSP56300FM
DSP56366 User's Manual	Detailed description of memory, peripherals, and interfaces	DSP56366UM
DSP56366 Product Brief	Brief description of the chip	DSP56366P
DSP56366 Technical Data Sheet (this document)	Electrical and timing specifications; pin and package descriptions	DSP56366
IBIS Model	Input Output Buffer Information Specification.	For software or simulation models, contact sales or go to www.freescale.com.

1-4 Freescale Semiconductor

# 2 Signal/Connection Descriptions

## 2.1 Signal Groupings

The input and output signals of the DSP56366 are organized into functional groups, which are listed in Table 2-1 and illustrated in Figure 2-1.

The DSP56366 is operated from a 3.3 V supply; however, some of the inputs can tolerate 5 V. A special notice for this feature is added to the signal descriptions of those inputs.

Table 2-1 DSP56366 Functional Signal Groupings

Functional Group	Number of Signals	Detailed Description	
Power (V <sub>CC</sub> )		20	Table 2-2
Ground (GND)		18	Table 2-3
Clock and PLL		3	Table 2-4
Address bus	,	18	Table 2-5
Data bus	Port A <sup>1</sup>	24	Table 2-6
Bus control		10	Table 2-7
Interrupt and mode control	<u>,                                      </u>	5	Table 2-8
HDI08	Port B <sup>2</sup>	16	Table 2-9
SHI	<u>,                                      </u>	5	Table 2-10
ESAI	Port C <sup>3</sup>	12	Table 2-11
ESAI_1	Port E <sup>4</sup>	6	Table 2-12
Digital audio transmitter (DAX)	2	Table 2-13	
Timer	1	Table 2-14	
JTAG/OnCE Port	4	Table 2-15	

<sup>&</sup>lt;sup>1</sup> Port A is the external memory interface port, including the external address bus, data bus, and control signals.

<sup>&</sup>lt;sup>2</sup> Port B signals are the GPIO port signals which are multiplexed with the HDI08 signals.

<sup>&</sup>lt;sup>3</sup> Port C signals are the GPIO port signals which are multiplexed with the ESAI signals.

<sup>&</sup>lt;sup>4</sup> Port E signals are the GPIO port signals which are multiplexed with the ESAI\_1 signals.

<sup>&</sup>lt;sup>5</sup> Port D signals are the GPIO port signals which are multiplexed with the DAX signals.




Figure 2-1 Signals Identified by Functional Group

## 2.2 Power

Table 2-2 Power Inputs

Power Name	Description
V <sub>CCP</sub>	<b>PLL Power</b> — $V_{CCP}$ is $V_{CC}$ dedicated for PLL use. The voltage should be well-regulated and the input should be provided with an extremely low impedance path to the $V_{CC}$ power rail. There is one $V_{CCP}$ input.
V <sub>CCQL</sub> (4)	<b>Quiet Core (Low) Power</b> —V <sub>CCQL</sub> is an isolated power for the internal processing logic. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are four V <sub>CCQL</sub> inputs.
V <sub>CCQH</sub> (3)	<b>Quiet External (High) Power</b> —V <sub>CCQH</sub> is a quiet power source for I/O lines. This input must be tied externally to all other chip power inputs. The user must provide adequate decoupling capacitors. There are three V <sub>CCQH</sub> inputs.
V <sub>CCA</sub> (3)	Address Bus Power—V <sub>CCA</sub> is an isolated power for sections of the address bus I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are three V <sub>CCA</sub> inputs.
V <sub>CCD</sub> (4)	<b>Data Bus Power</b> —V <sub>CCD</sub> is an isolated power for sections of the data bus I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are four V <sub>CCD</sub> inputs.
V <sub>CCC</sub> (2)	<b>Bus Control Power</b> —V <sub>CCC</sub> is an isolated power for the bus control I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are two V <sub>CCC</sub> inputs.
V <sub>CCH</sub>	<b>Host Power</b> —V <sub>CCH</sub> is an isolated power for the HDI08 I/O drivers. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There is one V <sub>CCH</sub> input.
V <sub>CCS</sub> (2)	SHI, ESAI, ESAI_1, DAX and Timer Power —V <sub>CCS</sub> is an isolated power for the SHI, ESAI, ESAI_1, DAX and Timer. This input must be tied externally to all other chip power inputs. The user must provide adequate external decoupling capacitors. There are two V <sub>CCS</sub> inputs.

## 2.3 Ground

Table 2-3 Grounds

Ground Name	Description				
GND <sub>P</sub>	<b>PLL Ground</b> —GND <sub>P</sub> is a ground dedicated for PLL use. The connection should be provided with an extremely low-impedance path to ground. $V_{CCP}$ should be bypassed to GND <sub>P</sub> by a 0.47 $\mu$ F capacitor located as close as possible to the chip package. There is one GND <sub>P</sub> connection.				
GND <sub>Q</sub> (4)	$\begin{tabular}{ll} \textbf{Quiet Ground} — GND_Q is an isolated ground for the internal processing logic. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are four GND_Q connections. \end{tabular}$				
GND <sub>A</sub> (4)	<b>Address Bus Ground</b> —GND <sub>A</sub> is an isolated ground for sections of the address bus I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are four GND <sub>A</sub> connections.				

Table 2-3 Grounds (continued)

Ground Name	Description
GND <sub>D</sub> (4)	<b>Data Bus Ground</b> —GND <sub>D</sub> is an isolated ground for sections of the data bus I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are four GND <sub>D</sub> connections.
GND <sub>C</sub> (2)	<b>Bus Control Ground</b> —GND <sub>C</sub> is an isolated ground for the bus control I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are two GND <sub>C</sub> connections.
GND <sub>H</sub>	<b>Host Ground</b> —GND <sub>h</sub> is an isolated ground for the HD08 I/O drivers. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There is one GND <sub>H</sub> connection.
GND <sub>S</sub> (2)	SHI, ESAI, ESAI_1, DAX and Timer Ground—GND <sub>S</sub> is an isolated ground for the SHI, ESAI, ESAI_1, DAX and Timer. This connection must be tied externally to all other chip ground connections. The user must provide adequate external decoupling capacitors. There are two GND <sub>S</sub> connections.

### 2.4 Clock and PLL

Table 2-4 Clock and PLL Signals

Signal Name	Туре	State during Reset	Signal Description
EXTAL	Input	Input	External Clock Input—An external clock source must be connected to EXTAL in order to supply the clock to the internal clock generator and PLL.  This input cannot tolerate 5 V.
PCAP	Input	Input	<b>PLL Capacitor</b> —PCAP is an input connecting an off-chip capacitor to the PLL filter. Connect one capacitor terminal to PCAP and the other terminal to $V_{CCP}$ If the PLL is not used, PCAP may be tied to $V_{CC}$ , GND, or left floating.
PINIT/NMI	Input	Input	PLL Initial/Nonmaskable Interrupt—During assertion of RESET, the value of PINIT/NMI is written into the PLL Enable (PEN) bit of the PLL control register, determining whether the PLL is enabled or disabled. After RESET de assertion and during normal instruction processing, the PINIT/NMI Schmitt-trigger input is a negative-edge-triggered nonmaskable interrupt (NMI) request internally synchronized to internal system clock.  This input cannot tolerate 5 V.

## 2.5 External Memory Expansion Port (Port A)

When the DSP56366 enters a low-power standby mode (stop or wait), it releases bus mastership and tri-states the relevant port A signals: A0–A17, D0–D23, AA0/RAS0–AA2/RAS2, RD, WR, BB, CAS.

2-4 Freescale Semiconductor

### 2.5.1 External Address Bus

Table 2-5 External Address Bus Signals

Signal Name	Туре	State during Reset	Signal Description
A0–A17	Output	Tri-stated	Address Bus—When the DSP is the bus master, A0–A17 are active-high outputs that specify the address for external program and data memory accesses. Otherwise, the signals are tri-stated. To minimize power dissipation, A0–A17 do not change state when external memory spaces are not being accessed.

### 2.5.2 External Data Bus

Table 2-6 External Data Bus Signals

Signal Name	Туре	State during Reset	Signal Description
D0-D23	Input/Output	Tri-stated	<b>Data Bus</b> —When the DSP is the bus master, D0–D23 are active-high, bidirectional input/outputs that provide the bidirectional data bus for external program and data memory accesses. Otherwise, D0–D23 are tri-stated.

#### 2.5.3 External Bus Control

**Table 2-7 External Bus Control Signals** 

Signal Name	Туре	State during Reset	Signal Description
AA0-AA2/ RAS0-RAS2	Output	Tri-stated	Address Attribute or Row Address Strobe—When defined as AA, these signals can be used as chip selects or additional address lines. When defined as RAS, these signals can be used as RAS for DRAM interface. These signals are tri-statable outputs with programmable polarity.
CAS	Output	Tri-stated	<b>Column Address Strobe</b> — When the DSP is the bus master, $\overline{\text{CAS}}$ is an active-low output used by DRAM to strobe the column address. Otherwise, if the bus mastership enable (BME) bit in the DRAM control register is cleared, the signal is tri-stated.
RD	Output	Tri-stated	<b>Read Enable</b> —When the DSP is the bus master, $\overline{\text{RD}}$ is an active-low output that is asserted to read external memory on the data bus (D0-D23). Otherwise, $\overline{\text{RD}}$ is tri-stated.
WR	Output	Tri-stated	<b>Write Enable</b> —When the DSP is the bus master, $\overline{\text{WR}}$ is an active-low output that is asserted to write external memory on the data bus (D0-D23). Otherwise, $\overline{\text{WR}}$ is tri-stated.

Table 2-7 External Bus Control Signals (continued)

Signal Name	Туре	State during Reset	Signal Description
TA	Input	Ignored Input	Transfer Acknowledge—If the DSP is the bus master and there is no external bus activity, or the DSP is not the bus master, the TA input is ignored. The TA input is a data transfer acknowledge (DTACK) function that can extend an external bus cycle indefinitely. Any number of wait states (1, 2 infinity) may be added to the wait states inserted by the BCR by keeping TA deasserted. In typical operation, TA is deasserted at the start of a bus cycle, is asserted to enable completion of the bus cycle, and is deasserted before the next bus cycle. The current bus cycle completes one clock period after TA is asserted synchronous to the internal system clock. The number of wait states is determined by the TA input or by the bus control register (BCR), whichever is longer. The BCR can be used to set the minimum number of wait states in external bus cycles.  In order to use the TA functionality, the BCR must be programmed to at least one wait state. A zero wait state access cannot be extended by TA deassertion, otherwise improper operation may result. TA can operate synchronously or asynchronously, depending on the setting of the TAS bit in the operating mode register (OMR).  TA functionality may not be used while performing DRAM type accesses, otherwise improper operation may result.
BR	Output	Output (deasserted)	Bus Request— $\overline{BR}$ is an active-low output, never tri-stated. $\overline{BR}$ is asserted when the DSP requests bus mastership. $\overline{BR}$ is deasserted when the DSP no longer needs the bus. $\overline{BR}$ may be asserted or deasserted independent of whether the DSP56366 is a bus master or a bus slave. Bus "parking" allows $\overline{BR}$ to be deasserted even though the DSP56366 is the bus master. (See the description of bus "parking" in the $\overline{BB}$ signal description.) The bus request hold (BRH) bit in the BCR allows $\overline{BR}$ to be asserted under software control even though the DSP does not need the bus. $\overline{BR}$ is typically sent to an external bus arbitrator that controls the priority, parking, and tenure of each master on the same external bus. $\overline{BR}$ is only affected by DSP requests for the external bus, never for the internal bus. During hardware reset, $\overline{BR}$ is deasserted and the arbitration is reset to the bus slave state.

Table 2-7 External Bus Control Signals (continued)

Signal Name	Туре	State during Reset	Signal Description
BG	Input	Ignored Input	<b>Bus Grant</b> — $\overline{BG}$ is an active-low input. $\overline{BG}$ is asserted by an external bus arbitration circuit when the DSP56366 becomes the next bus master. When $\overline{BG}$ is asserted, the DSP56366 must wait until $\overline{BB}$ is deasserted before taking bus mastership. When $\overline{BG}$ is deasserted, bus mastership is typically given up at the end of the current bus cycle. This may occur in the middle of an instruction that requires more than one external bus cycle for execution. For proper $\overline{BG}$ operation, the asynchronous bus arbitration enable bit (ABE) in the OMR register must be set.
BB	Input/Output	Input	Bus Busy— $\overline{BB}$ is a bidirectional active-low input/output. $\overline{BB}$ indicates that the bus is active. Only after $\overline{BB}$ is deasserted can the pending bus master become the bus master (and then assert the signal again). The bus master may keep $\overline{BB}$ asserted after ceasing bus activity regardless of whether $\overline{BR}$ is asserted or deasserted. This is called "bus parking" and allows the current bus master to reuse the bus without rearbitration until another device requires the bus. The deassertion of $\overline{BB}$ is done by an "active pull-up" method (i.e., $\overline{BB}$ is driven high and then released and held high by an external pull-up resistor). For proper $\overline{BB}$ operation, the asynchronous bus arbitration enable bit (ABE) in the OMR register must be set.

## 2.6 Interrupt and Mode Control

The interrupt and mode control signals select the chip's operating mode as it comes out of hardware reset. After RESET is deasserted, these inputs are hardware interrupt request lines.

**Table 2-8 Interrupt and Mode Control** 

Signal Name	Туре	State during Reset	Signal Description
MODA/IRQA	Input	Input	Mode Select A/External Interrupt Request A—MODA/IRQA is an active-low Schmitt-trigger input, internally synchronized to the DSP clock. MODA/IRQA selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the OMR when the RESET signal is deasserted. If the processor is in the stop standby state and the MODA/IRQA pin is pulled to GND, the processor will exit the stop state.  This input is 5 V tolerant.
MODB/IRQB	Input	Input	Mode Select B/External Interrupt Request B—MODB/IRQB is an active-low Schmitt-trigger input, internally synchronized to the DSP clock. MODB/IRQB selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into OMR when the RESET signal is deasserted.  This input is 5 V tolerant.
MODC/IRQC	Input	Input	Mode Select C/External Interrupt Request C—MODC/IRQC is an active-low Schmitt-trigger input, internally synchronized to the DSP clock. MODC/IRQC selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into OMR when the RESET signal is deasserted.  This input is 5 V tolerant.
MODD/IRQD	Input	Input	Mode Select D/External Interrupt Request D—MODD/IRQD is an active-low Schmitt-trigger input, internally synchronized to the DSP clock. MODD/IRQD selects the initial chip operating mode during hardware reset and becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into OMR when the RESET signal is deasserted.  This input is 5 V tolerant.
RESET	Input	Input	Reset—RESET is an active-low, Schmitt-trigger input. When asserted, the chip is placed in the Reset state and the internal phase generator is reset. The Schmitt-trigger input allows a slowly rising input (such as a capacitor charging) to reset the chip reliably. When the RESET signal is deasserted, the initial chip operating mode is latched from the MODA, MODB, MODC, and MODD inputs. The RESET signal must be asserted during power up. A stable EXTAL signal must be supplied while RESET is being asserted. This input is 5 V tolerant.

2-8 Freescale Semiconductor

## 2.7 Parallel Host Interface (HDI08)

The HDI08 provides a fast, 8-bit, parallel data port that may be connected directly to the host bus. The HDI08 supports a variety of standard buses and can be directly connected to a number of industry standard microcomputers, microprocessors, DSPs, and DMA hardware.

Table 2-9 Host Interface

Signal Name	Туре	State during Reset	Signal Description
H0–H7	Input/ output	GPIO disconnected	<b>Host Data</b> —When HDI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, these signals are lines 0–7 of the bidirectional, tri-state data bus.
HAD0-HAD7	Input/ output	GPIO disconnected	Host Address/Data—When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the address/data bidirectional, multiplexed, tri-state bus.
PB0-PB7	Input, output, or disconnected	GPIO disconnected	Port B 0–7—When the HDI08 is configured as GPIO, these signals are individually programmable as input, output, or internally disconnected.
			The default state after reset for these signals is GPIO disconnected.  These inputs are 5 V tolerant.
HA0	Input	GPIO disconnected	Host Address Input 0—When the HDI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, this signal is line 0 of the host address input bus.
HAS/HAS	Input	GPIO disconnected	Host Address Strobe—When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is the host address strobe (HAS) Schmitt-trigger input. The polarity of the address strobe is programmable, but is configured active-low (HAS) following reset.
PB8	Input, output, or disconnected	GPIO disconnected	Port B 8—When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected.  The default state after reset for this signal is GPIO disconnected.  This input is 5 V tolerant.
HA1	Input	GPIO disconnected	Host Address Input 1—When the HDI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, this signal is line 1 of the host address (HA1) input bus.
HA8	Input	GPIO disconnected	Host Address 8—When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 8 of the host address (HA8) input bus.
PB9	Input, output, or disconnected	GPIO disconnected	Port B 9—When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected.  The default state after reset for this signal is GPIO disconnected.  This input is 5 V tolerant.

Table 2-9 Host Interface (continued)

Signal Name	Туре	State during Reset	Signal Description
HA2	Input	GPIO disconnected	Host Address Input 2—When the HDI08 is programmed to interface a non-multiplexed host bus and the HI function is selected, this signal is line 2 of the host address (HA2) input bus.
НА9	Input	GPIO disconnected	Host Address 9—When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 9 of the host address (HA9) input bus.
PB10	Input, Output, or Disconnected	GPIO disconnected	Port B 10—When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. The default state after reset for this signal is GPIO disconnected. This input is 5 V tolerant.
HRW	Input	GPIO disconnected	Host Read/Write—When HDI08 is programmed to interface a single-data-strobe host bus and the HI function is selected, this signal is the Host Read/Write (HRW) input.
HRD/ HRD	Input	GPIO disconnected	Host Read Data—When HDI08 is programmed to interface a double-data-strobe host bus and the HI function is selected, this signal is the host read data strobe (HRD) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low (HRD) after reset.
PB11	Input, Output, or Disconnected	GPIO disconnected	Port B 11—When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. The default state after reset for this signal is GPIO disconnected. This input is 5 V tolerant.
HDS/ HDS	Input	GPIO disconnected	Host Data Strobe—When HDI08 is programmed to interface a single-data-strobe host bus and the HI function is selected, this signal is the host data strobe (HDS) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low (HDS) following reset.
HWR/ HWR	Input	GPIO disconnected	Host Write Data—When HDI08 is programmed to interface a double-data-strobe host bus and the HI function is selected, this signal is the host write data strobe (HWR) Schmitt-trigger input. The polarity of the data strobe is programmable, but is configured as active-low (HWR) following reset.
PB12	Input, output, or disconnected	GPIO disconnected	Port B 12—When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected.  The default state after reset for this signal is GPIO disconnected.  This input is 5 V tolerant.
HCS	Input	GPIO disconnected	Host Chip Select—When HDI08 is programmed to interface a nonmultiplexed host bus and the HI function is selected, this signal is the host chip select (HCS) input. The polarity of the chip select is programmable, but is configured active-low (HCS) after reset.

2-10 Freescale Semiconductor

Table 2-9 Host Interface (continued)

Signal Name	Туре	State during Reset	Signal Description
HA10	Input	GPIO disconnected	Host Address 10—When HDI08 is programmed to interface a multiplexed host bus and the HI function is selected, this signal is line 10 of the host address (HA10) input bus.
PB13	Input, output, or disconnected	GPIO disconnected	Port B 13—When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected.  The default state after reset for this signal is GPIO disconnected.  This input is 5 V tolerant.
HOREQ/ HOREQ	Output	GPIO disconnected	Host Request—When HDI08 is programmed to interface a single host request host bus and the HI function is selected, this signal is the host request (HOREQ) output. The polarity of the host request is programmable, but is configured as active-low (HOREQ) following reset. The host request may be programmed as a driven or open-drain output.
HTRQ/ HTRQ	Output	GPIO disconnected	Transmit Host Request—When HDI08 is programmed to interface a double host request host bus and the HI function is selected, this signal is the transmit host request (HTRQ) output. The polarity of the host request is programmable, but is configured as active-low (HTRQ) following reset. The host request may be programmed as a driven or open-drain output.
PB14	Input, output, or disconnected	GPIO disconnected	Port B 14—When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. The default state after reset for this signal is GPIO disconnected. This input is 5 V tolerant.
HACK/ HACK	Input	GPIO disconnected	Host Acknowledge—When HDI08 is programmed to interface a single host request host bus and the HI function is selected, this signal is the host acknowledge (HACK) Schmitt-trigger input. The polarity of the host acknowledge is programmable, but is configured as active-low (HACK) after reset.
HRRQ/ HRRQ	Output	GPIO disconnected	Receive Host Request—When HDI08 is programmed to interface a double host request host bus and the HI function is selected, this signal is the receive host request (HRRQ) output. The polarity of the host request is programmable, but is configured as active-low (HRRQ) after reset. The host request may be programmed as a driven or open-drain output.
PB15	Input, output, or disconnected	GPIO disconnected	Port B 15—When the HDI08 is configured as GPIO, this signal is individually programmed as input, output, or internally disconnected. The default state after reset for this signal is GPIO disconnected. This input is 5 V tolerant.

## 2.8 Serial Host Interface

The SHI has five I/O signals that can be configured to allow the SHI to operate in either SPI or I<sup>2</sup>C mode.

Table 2-10 Serial Host Interface Signals

Signal Name	Signal Type	State during Reset	Signal Description
SCK	Input or output	Tri-stated	SPI Serial Clock—The SCK signal is an output when the SPI is configured as a master and a Schmitt-trigger input when the SPI is configured as a slave. When the SPI is configured as a master, the SCK signal is derived from the internal SHI clock generator. When the SPI is configured as a slave, the SCK signal is an input, and the clock signal from the external master synchronizes the data transfer. The SCK signal is ignored by the SPI if it is defined as a slave and the slave select (\$\overline{SS}\$) signal is not asserted. In both the master and slave SPI devices, data is shifted on one edge of the SCK signal and is sampled on the opposite edge where data is stable. Edge polarity is determined by the SPI transfer protocol.
SCL	Input or output	Tri-stated	$\label{eq:lock_scl} \textbf{I}^2\textbf{C} \ \textbf{Serial Clock} - \textbf{SCL} \ \textbf{carries} \ \textbf{the clock for I}^2\textbf{C} \ \textbf{bus transactions in the I}^2\textbf{C} \ \textbf{mode}. \\ \textbf{SCL} \ \textbf{is a Schmitt-trigger input} \ \textbf{when configured as a slave and an open-drain output} \\ \textbf{when configured as a master. SCL should be connected to V}_{\textbf{CC}} \ \textbf{through a pull-up} \\ \textbf{resistor.} \\ \textbf{This signal is tri-stated during hardware, software, and individual reset. Thus, there is no need for an external pull-up in this state.} \\ \textbf{This input is 5 V tolerant.} \\$
MISO	Input or output	Tri-stated	SPI Master-In-Slave-Out—When the SPI is configured as a master, MISO is the master data input line. The MISO signal is used in conjunction with the MOSI signal for transmitting and receiving serial data. This signal is a Schmitt-trigger input when configured for the SPI Master mode, an output when configured for the SPI Slave mode, and tri-stated if configured for the SPI Slave mode when $\overline{SS}$ is deasserted. An external pull-up resistor is not required for SPI operation.
SDA	Input or open-drain output	Tri-stated	I <sup>2</sup> C Data and Acknowledge—In I <sup>2</sup> C mode, SDA is a Schmitt-trigger input when receiving and an open-drain output when transmitting. SDA should be connected to $V_{CC}$ through a pull-up resistor. SDA carries the data for I <sup>2</sup> C transactions. The data in SDA must be stable during the high period of SCL. The data in SDA is only allowed to change when SCL is low. When the bus is free, SDA is high. The SDA line is only allowed to change during the time SCL is high in the case of start and stop events. A high-to-low transition of the SDA line while SCL is high is a unique situation, and is defined as the start event. A low-to-high transition of SDA while SCL is high is a unique situation defined as the stop event. This signal is tri-stated during hardware, software, and individual reset. Thus, there is no need for an external pull-up in this state.
MOSI	Input or output	Tri-stated	SPI Master-Out-Slave-In—When the SPI is configured as a master, MOSI is the master data output line. The MOSI signal is used in conjunction with the MISO signal for transmitting and receiving serial data. MOSI is the slave data input line when the SPI is configured as a slave. This signal is a Schmitt-trigger input when configured for the SPI Slave mode.

2-12 Freescale Semiconductor

Table 2-10 Serial Host Interface Signals (continued)

Signal Name	Signal Type	State during Reset	Signal Description
HA0	Input		I <sup>2</sup> C Slave Address 0—This signal uses a Schmitt-trigger input when configured for the I <sup>2</sup> C mode. When configured for I <sup>2</sup> C slave mode, the HA0 signal is used to form the slave device address. HA0 is ignored when configured for the I <sup>2</sup> C master mode. This signal is tri-stated during hardware, software, and individual reset. Thus, there is no need for an external pull-up in this state.  This input is 5 V tolerant.
SS	Input	Tri-stated	SPI Slave Select—This signal is an active low Schmitt-trigger input when configured for the SPI mode. When configured for the SPI Slave mode, this signal is used to enable the SPI slave for transfer. When configured for the SPI master mode, this signal should be kept deasserted (pulled high). If it is asserted while configured as SPI master, a bus error condition is flagged. If SS is deasserted, the SHI ignores SCK clocks and keeps the MISO output signal in the high-impedance state.
HA2	Input		$I^2$ C Slave Address 2—This signal uses a Schmitt-trigger input when configured for the $I^2$ C mode. When configured for the $I^2$ C Slave mode, the HA2 signal is used to form the slave device address. HA2 is ignored in the $I^2$ C master mode. This signal is tri-stated during hardware, software, and individual reset. Thus, there is no need for an external pull-up in this state. This input is 5 V tolerant.
HREQ	Input or Output	Tri-stated	Host Request—This signal is an active low Schmitt-trigger input when configured for the master mode but an active low output when configured for the slave mode. When configured for the slave mode, $\overline{HREQ}$ is asserted to indicate that the SHI is ready for the next data word transfer and deasserted at the first clock pulse of the new data word transfer. When configured for the master mode, $\overline{HREQ}$ is an input. When asserted by the external slave device, it will trigger the start of the data word transfer by the master. After finishing the data word transfer, the master will await the next assertion of $\overline{HREQ}$ to proceed to the next transfer. This signal is tri-stated during hardware, software, personal reset, or when the HREQ1—HREQ0 bits in the HCSR are cleared. There is no need for external pull-up in this state.

## 2.9 Enhanced Serial Audio Interface

Table 2-11 Enhanced Serial Audio Interface Signals

Signal Name	Signal Type	State during Reset	Signal Description
HCKR	Input or output	GPIO disconnected	High Frequency Clock for Receiver—When programmed as an input, this signal provides a high frequency clock source for the ESAI receiver as an alternate to the DSP core clock. When programmed as an output, this signal can serve as a high-frequency sample clock (e.g., for external digital to analog converters [DACs]) or as an additional system clock.
PC2	Input, output, or disconnected	GPIO disconnected	Port C 2—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.  The default state after reset is GPIO disconnected.  This input is 5 V tolerant.
НСКТ	Input or output	GPIO disconnected	High Frequency Clock for Transmitter—When programmed as an input, this signal provides a high frequency clock source for the ESAI transmitter as an alternate to the DSP core clock. When programmed as an output, this signal can serve as a high frequency sample clock (e.g., for external DACs) or as an additional system clock.
PC5	Input, output, or disconnected	GPIO disconnected	Port C 5—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.  The default state after reset is GPIO disconnected.  This input is 5 V tolerant.
FSR	Input or output	GPIO disconnected	Frame Sync for Receiver—This is the receiver frame sync input/output signal. In the asynchronous mode (SYN=0), the FSR pin operates as the frame sync input or output used by all the enabled receivers. In the synchronous mode (SYN=1), it operates as either the serial flag 1 pin (TEBE=0), or as the transmitter external buffer enable control (TEBE=1, RFSD=1).
			When this pin is configured as serial flag pin, its direction is determined by the RFSD bit in the RCCR register. When configured as the output flag OF1, this pin will reflect the value of the OF1 bit in the SAICR register, and the data in the OF1 bit will show up at the pin synchronized to the frame sync in normal mode or the slot in network mode. When configured as the input flag IF1, the data value at the pin will be stored in the IF1 bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode.
PC1	Input, output, or disconnected	GPIO disconnected	Port C 1—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.  The default state after reset is GPIO disconnected.  This input is 5 V tolerant.

2-14 Freescale Semiconductor

Table 2-11 Enhanced Serial Audio Interface Signals (continued)

Signal Name	Signal Type	State during Reset	Signal Description
FST	Input or output	GPIO disconnected	Frame Sync for Transmitter—This is the transmitter frame sync input/output signal. For synchronous mode, this signal is the frame sync for both transmitters and receivers. For asynchronous mode, FST is the frame sync for the transmitters only. The direction is determined by the transmitter frame sync direction (TFSD) bit in the ESAI transmit clock control register (TCCR).
PC4	Input, output, or disconnected		Port C 4—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.  The default state after reset is GPIO disconnected.  This input is 5 V tolerant.
SCKR	Input or output	GPIO disconnected	<b>Receiver Serial Clock</b> —SCKR provides the receiver serial bit clock for the ESAI. The SCKR operates as a clock input or output used by all the enabled receivers in the asynchronous mode (SYN=0), or as serial flag 0 pin in the synchronous mode (SYN=1).
			When this pin is configured as serial flag pin, its direction is determined by the RCKD bit in the RCCR register. When configured as the output flag OF0, this pin will reflect the value of the OF0 bit in the SAICR register, and the data in the OF0 bit will show up at the pin synchronized to the frame sync in normal mode or the slot in network mode. When configured as the input flag IF0, the data value at the pin will be stored in the IF0 bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode.
PC0	Input, output, or disconnected	GPIO disconnected	Port C 0—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.  The default state after reset is GPIO disconnected.  This input is 5 V tolerant.
SCKT	Input or output	GPIO disconnected	<b>Transmitter Serial Clock</b> —This signal provides the serial bit rate clock for the ESAI. SCKT is a clock input or output used by all enabled transmitters and receivers in synchronous mode, or by all enabled transmitters in asynchronous mode.
PC3	Input, output, or disconnected	GPIO disconnected	Port C 3—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.  The default state after reset is GPIO disconnected.  This input is 5 V tolerant.
SDO5	Output	GPIO disconnected	Serial Data Output 5—When programmed as a transmitter, SDO5 is used to transmit data from the TX5 serial transmit shift register.
SDI0	Input	GPIO disconnected	Serial Data Input 0—When programmed as a receiver, SDI0 is used to receive serial data into the RX0 serial receive shift register.

Table 2-11 Enhanced Serial Audio Interface Signals (continued)

Signal Name	Signal Type	State during Reset	Signal Description
PC6	Input, output, or disconnected	GPIO disconnected	Port C 6—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.
			The default state after reset is GPIO disconnected.
			This input is 5 V tolerant.
SDO4	Output	GPIO disconnected	<b>Serial Data Output 4</b> —When programmed as a transmitter, SDO4 is used to transmit data from the TX4 serial transmit shift register.
SDI1	Input	GPIO disconnected	Serial Data Input 1—When programmed as a receiver, SDI1 is used to receive serial data into the RX1 serial receive shift register.
PC7	Input, output, or disconnected	GPIO disconnected	Port C 7—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.  The default state after reset is GPIO disconnected.  This input is 5 V tolerant.
SDO3/SD O3_1	Output	GPIO disconnected	Serial Data Output 3—When programmed as a transmitter, SDO3 is used to transmit data from the TX3 serial transmit shift register.  When enabled for ESAI_1 operation, this is the ESAI_1 Serial Data Output 3.
SDI2/ SDI2_1	Input	GPIO disconnected	Serial Data Input 2—When programmed as a receiver, SDI2 is used to receive serial data into the RX2 serial receive shift register.  When enabled for ESAI_1 operation, this is the ESAI_1 Serial Data Input 2.
PC8/PE8	Input, output, or disconnected	GPIO disconnected	Port C 8—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.  When enabled for ESAI_1 GPIO, this is the Port E 8 signal.  The default state after reset is GPIO disconnected.  This input is 5 V tolerant.
SDO2/ SDO2_1	Output	GPIO disconnected	Serial Data Output 2—When programmed as a transmitter, SDO2 is used to transmit data from the TX2 serial transmit shift register.  When enabled for ESAI_1 operation, this is the ESAI_1 Serial Data Output 2.
SDI3/SDI3 _1	Input	GPIO disconnected	Serial Data Input 3—When programmed as a receiver, SDI3 is used to receive serial data into the RX3 serial receive shift register.  When enabled for ESAI_1 operation, this is the ESAI_1 Serial Data Input 3.
PC9/PE9	Input, output, or disconnected	GPIO disconnected	Port C 9—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.  When enabled for ESAI_1 GPIO, this is the Port E 9 signal.  The default state after reset is GPIO disconnected.  This input is 5 V tolerant.

2-16 Freescale Semiconductor

Table 2-11 Enhanced Serial Audio Interface Signals (continued)

Signal Name	Signal Type	State during Reset	Signal Description
SDO1/ SDO1_1	Output	GPIO disconnected	Serial Data Output 1—SDO1 is used to transmit data from the TX1 serial transmit shift register.
			When enabled for ESAI_1 operation, this is the ESAI_1 Serial Data Output 1.
PC10/ PE10	Input, output, or disconnected	GPIO disconnected	<b>Port C 10</b> —When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.
			When enabled for ESAI_1 GPIO, this is the Port E 10 signal.
			The default state after reset is GPIO disconnected.
			This input is 5 V tolerant.
SDO0/SD O0_1	Output	GPIO disconnected	Serial Data Output 0—SDO0 is used to transmit data from the TX0 serial transmit shift register.
			When enabled for ESAI_1 operation, this is the ESAI_1 Serial Data Output 0.
PC11/ PE11	Input, output, or disconnected	GPIO disconnected	Port C 11—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.
			When enabled for ESAI_1 GPIO, this is the Port E 11 signal.
			The default state after reset is GPIO disconnected.
			This input is 5 V tolerant.

# 2.10 Enhanced Serial Audio Interface\_1

Table 2-12 Enhanced Serial Audio Interface\_1 Signals

Signal Name	Signal Type	State during Reset	Signal Description
FSR_1	Input or output	GPIO disconnected	<b>Frame Sync for Receiver_1</b> —This is the receiver frame sync input/output signal. In the asynchronous mode (SYN=0), the FSR pin operates as the frame sync input or output used by all the enabled receivers. In the synchronous mode (SYN=1), it operates as either the serial flag 1 pin (TEBE=0), or as the transmitter external buffer enable control (TEBE=1, RFSD=1).
			When this pin is configured as serial flag pin, its direction is determined by the RFSD bit in the RCCR register. When configured as the output flag OF1, this pin will reflect the value of the OF1 bit in the SAICR register, and the data in the OF1 bit will show up at the pin synchronized to the frame sync in normal mode or the slot in network mode. When configured as the input flag IF1, the data value at the pin will be stored in the IF1 bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode.
PE1	Input, output, or disconnected	GPIO disconnected	Port E 1—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.  The default state after reset is GPIO disconnected.  This input cannot tolerate 5 V.
FST_1	Input or output	GPIO disconnected	Frame Sync for Transmitter_1—This is the transmitter frame sync input/output signal. For synchronous mode, this signal is the frame sync for both transmitters and receivers. For asynchronous mode, FST is the frame sync for the transmitters only. The direction is determined by the transmitter frame sync direction (TFSD) bit in the ESAI transmit clock control register (TCCR).
PE4	Input, output, or disconnected	GPIO disconnected	Port E 4—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.  The default state after reset is GPIO disconnected.  This input cannot tolerate 5 V.
SCKR_1	Input or output	GPIO disconnected	<b>Receiver Serial Clock_1</b> —SCKR provides the receiver serial bit clock for the ESAI. The SCKR operates as a clock input or output used by all the enabled receivers in the asynchronous mode (SYN=0), or as serial flag 0 pin in the synchronous mode (SYN=1).
			When this pin is configured as serial flag pin, its direction is determined by the RCKD bit in the RCCR register. When configured as the output flag OF0, this pin will reflect the value of the OF0 bit in the SAICR register, and the data in the OF0 bit will show up at the pin synchronized to the frame sync in normal mode or the slot in network mode. When configured as the input flag IF0, the data value at the pin will be stored in the IF0 bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode.

2-18 Freescale Semiconductor

Table 2-12 Enhanced Serial Audio Interface\_1 Signals

Signal Name	Signal Type	State during Reset	Signal Description
PE0	Input, output, or disconnected	GPIO disconnected	Port E 0—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.
			The default state after reset is GPIO disconnected.
			This input cannot tolerate 5 V.
SCKT_1	Input or output	GPIO disconnected	<b>Transmitter Serial Clock_1</b> —This signal provides the serial bit rate clock for the ESAI. SCKT is a clock input or output used by all enabled transmitters and receivers in synchronous mode, or by all enabled transmitters in asynchronous mode.
PE3	Input, output, or disconnected	GPIO disconnected	<b>Port E 3</b> —When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.
			The default state after reset is GPIO disconnected.
			This input cannot tolerate 5 V.
SDO5_1	Output	GPIO disconnected	Serial Data Output 5_1—When programmed as a transmitter, SDO5 is used to transmit data from the TX5 serial transmit shift register.
SDI0_1	Input	GPIO disconnected	Serial Data Input 0_1—When programmed as a receiver, SDI0 is used to receive serial data into the RX0 serial receive shift register.
PE6	Input, output, or disconnected	GPIO disconnected	<b>Port E 6</b> —When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.
			The default state after reset is GPIO disconnected.
			This input cannot tolerate 5 V.
SDO4_1	Output	GPIO disconnected	Serial Data Output 4_1—When programmed as a transmitter, SDO4 is used to transmit data from the TX4 serial transmit shift register.
SDI1_1	Input	GPIO disconnected	Serial Data Input 1_1—When programmed as a receiver, SDI1 is used to receive serial data into the RX1 serial receive shift register.
PE7	Input, output, or disconnected	GPIO disconnected	Port E 7—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.
			The default state after reset is GPIO disconnected.
			This input is 5 V tolerant.

# 2.11 SPDIF Transmitter Digital Audio Interface

Table 2-13 Digital Audio Interface (DAX) Signals

Signal Name	Туре	State During Reset	Signal Description
ACI	Input	GPIO Disconnected	<b>Audio Clock Input</b> —This is the DAX clock input. When programmed to use an external clock, this input supplies the DAX clock. The external clock frequency must be 256, 384, or 512 times the audio sampling frequency $(256 \times Fs, 384 \times Fs \text{ or } 512 \times Fs, \text{ respectively}).$
PD0	Input, output, or disconnected	GPIO Disconnected	Port D 0—When the DAX is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.  The default state after reset is GPIO disconnected.  This input is 5 V tolerant.
ADO	Output	GPIO Disconnected	<b>Digital Audio Data Output</b> —This signal is an audio and non-audio output in the form of AES/EBU, CP340 and IEC958 data in a biphase mark format.
PD1	Input, output, or disconnected	GPIO Disconnected	Port D 1—When the DAX is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.  The default state after reset is GPIO disconnected.  This input is 5 V tolerant.

### **2.12 Timer**

Table 2-14 Timer Signal

Signal Name	Туре	State during Reset	Signal Description
TIO0	Input or Output	Input	Timer 0 Schmitt-Trigger Input/Output—When timer 0 functions as an external event counter or in measurement mode, TIO0 is used as input. When timer 0 functions in watchdog, timer, or pulse modulation mode, TIO0 is used as output.
			The default mode after reset is GPIO input. This can be changed to output or configured as a timer input/output through the timer 0 control/status register (TCSR0). If TIO0 is not being used, it is recommended to either define it as GPIO output immediately at the beginning of operation or leave it defined as GPIO input but connected to Vcc through a pull-up resistor in order to ensure a stable logic level at this input.  This input is 5 V tolerant.

2-20 Freescale Semiconductor

## 2.13 JTAG/OnCE Interface

Table 2-15 JTAG/OnCE Interface

Signal Name	Signal Type	State during Reset	Signal Description
TCK	Input	Input	<b>Test Clock</b> —TCK is a test clock input signal used to synchronize the JTAG test logic. It has an internal pull-up resistor. <i>This input is 5 V tolerant.</i>
TDI	Input	Input	<b>Test Data Input</b> —TDI is a test data serial input signal used for test instructions and data. TDI is sampled on the rising edge of TCK and has an internal pull-up resistor. This input is 5 V tolerant.
TDO	Output	Tri-stated	<b>Test Data Output</b> —TDO is a test data serial output signal used for test instructions and data. TDO is tri-statable and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCK.
TMS	Input	Input	Test Mode Select—TMS is an input signal used to sequence the test controller's state machine. TMS is sampled on the rising edge of TCK and has an internal pull-up resistor.  This input is 5 V tolerant.

### **NOTES**

# 3 Specifications

#### 3.1 Introduction

The DSP56366 is a high density CMOS device with Transistor-Transistor Logic (TTL) compatible inputs and outputs. The DSP56366 specifications are preliminary and are from design simulations, and may not be fully tested or guaranteed. Finalized specifications will be published after full characterization and device qualifications are complete.

## 3.2 Maximum Ratings

#### CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields. However, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability of operation is enhanced if unused inputs are pulled to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). The suggested value for a pullup or pulldown resistor is  $10~\mathrm{k}\Omega$ 

#### NOTE

In the calculation of timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification will never occur in the same device that has a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

**Table 3-1 Maximum Ratings** 

Rating <sup>1</sup>	Symbol	Value <sup>1, 2</sup>	Unit
Supply Voltage	V <sub>CC</sub>	-0.3 to +4.0	V
All input voltages excluding "5 V tolerant" inputs <sup>3</sup>	V <sub>IN</sub>	GND -0.3 to V <sub>CC</sub> + 0.3	V
All "5 V tolerant" input voltages <sup>3</sup>	V <sub>IN5</sub>	GND - 0.3 to V <sub>CC</sub> + 3.95	V
Current drain per pin excluding V <sub>CC</sub> and GND	I	10	mA

Table 3-1 Maximum Ratings (continued)

Rating <sup>1</sup>	Symbol	Value <sup>1, 2</sup>	Unit
Operating temperature range	T <sub>J</sub>	-40 to +110	°C
Storage temperature	T <sub>STG</sub>	-55 to +125	°C

<sup>&</sup>lt;sup>1</sup> GND = 0 V,  $V_{CC}$  = 3.3 V ± 0.16 V,  $T_{J}$  = -40°C to +110°C,  $C_{L}$  = 50 pF

#### 3.3 Thermal Characteristics

**Table 3-2 Thermal Characteristics** 

Characteristic	Symbol	LQFP Value	Unit
Junction-to-ambient thermal resistance <sup>1, 2</sup> Natural Convection	$R_{\theta JA}$ or $\theta_{JA}$	37	°C/W
Junction-to-case thermal resistance <sup>3</sup>	$R_{\theta JC}$ or $\theta_{JC}$	7	°C/W
Thermal characterization parameter <sup>4</sup> Natural Convection	$\Psi_{JT}$	2.0	°C/W

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the maximum rating may affect device reliability or cause permanent damage to the device.

<sup>&</sup>lt;sup>3</sup> **CAUTION:** All "5 V Tolerant" input voltages must not be more than 3.95 V greater than the supply voltage; this restriction applies to "power on", as well as during normal operation. In any case, the input voltages cannot be more than 5.75 V. "5 V Tolerant" inputs are inputs that tolerate 5 V.

 $<sup>^{2}\,</sup>$  Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.

Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

<sup>&</sup>lt;sup>4</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

#### 3.4 **DC Electrical Characteristics**

Table 3-3 DC Electrical Characteristics<sup>1</sup>

Characteristics	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>CC</sub>	3.14	3.3	3.46	V
Input high voltage					V
• D(0:23), $\overline{BG}$ , $\overline{BB}$ , $\overline{TA}$ , ESAI_1 <sub>(except SDO4_1)</sub>	$V_{IH}$	2.0	_		
MOD²/IRQ², RESET, PINIT/NMI and all JTAG/ESAI/Timer/HDI08/DAX/ESAI_1 <sub>(only SDO4_1)</sub> /SHI <sub>(SPI mode)</sub>	$V_{IHP}$	2.0	_	V <sub>CC</sub> + 3.95	
• SHI <sub>(I2C mode)</sub>	$V_{IHP}$	1.5	_	V <sub>CC</sub> + 3.95	
• EXTAL <sup>3</sup>	$V_{IHX}$	$0.8 \times V_{CC}$	_	V <sub>CC</sub>	
Input low voltage					V
• D(0:23), $\overline{BG}$ , $\overline{BB}$ , $\overline{TA}$ , $ESAI\_1_{(except SDO4\_1)}$	$V_{IL}$	-0.3	_	0.8	
MOD <sup>2</sup> /IRQ <sup>2</sup> , RESET, PINIT/NMI and all JTAG/ESAI/Timer/HDI08/DAX/ESAI_1 <sub>(only SDO4_1)</sub> /SHI <sub>(SPI mode)</sub>	$V_{ILP}$	-0.3	_	0.8	
• SHI <sub>(I2C mode)</sub>	$V_{ILP}$	-0.3	_	0.3 x V <sub>CC</sub>	
• EXTAL <sup>3</sup>	$V_{ILX}$	-0.3	_	0.2 x V <sub>CC</sub>	
Input leakage current	I <sub>IN</sub>	-10	_	10	μΑ
High impedance (off-state) input current (@ 2.4 V / 0.4 V)	I <sub>TSI</sub>	-10	_	10	μΑ
Output high voltage					V
• TTL $(I_{OH} = -0.4 \text{ mA})^{4,5}$	$V_{OH}$	2.4	_	_	
• CMOS $(I_{OH} = -10 \mu A)^4$	$V_{OH}$	V <sub>CC</sub> - 0.01	_	_	
Output low voltage					V
• TTL ( $I_{OL}$ = 3.0 mA, open-drain pins $I_{OL}$ = 6.7 mA) <sup>4,5</sup>	$V_{OL}$	_	_	0.4	
• CMOS $(I_{OL} = 10 \mu A)^4$	$V_{OL}$	_	_	0.01	
Internal supply current <sup>6</sup> at internal clock of 120MHz					mA
In Normal mode	I <sub>CCI</sub>	_	116	200	
In Wait mode	I <sub>CCW</sub>	_	7.3	25	
• In Stop mode <sup>7</sup>	I <sub>CCS</sub>	_	1	10	
PLL supply current		_	1	2.5	mA
Input capacitance <sup>4</sup>	C <sub>IN</sub>	_	_	10	pF

 $<sup>^{1}</sup>$  V<sub>CC</sub> = 3.3 V ± .16 V; T<sub>J</sub> =  $-40^{\circ}$ C to +110°C, C<sub>L</sub> = 50 pF  $^{2}$  Refers to MODA/IRQA, MODB/IRQB, MODC/IRQC, and MODD/IRQD pins.

 $<sup>^3</sup>$  Driving EXTAL to the low  $V_{IHX}$  or the high  $V_{ILX}$  value may cause additional power consumption (DC current). To minimize power consumption, the minimum  $V_{IHX}$  should be no lower than  $0.9\times V_{CC}$  and the maximum  $V_{ILX}$  should be no higher than  $0.1\times V_{CC}. \\$ 

<sup>&</sup>lt;sup>4</sup> Periodically sampled and not 100% tested.

<sup>&</sup>lt;sup>5</sup> This characteristic does not apply to PCAP.

- Appendix A, "Power Consumption Benchmark" provides a formula to compute the estimated current requirements in Normal mode. In order to obtain these results, all inputs must be terminated (i.e., not allowed to float). Measurements are based on synthetic intensive DSP benchmarks. The power consumption numbers in this specification are 90% of the measured results of this benchmark. This reflects typical DSP applications. Typical internal supply current is measured with V<sub>CC</sub> = 3.3 V at
  - $T_J = 110^{\circ}$ C. Maximum internal supply current is measured with  $V_{CC} = 3.46$  V at  $T_J = 110^{\circ}$ C.
- <sup>7</sup> In order to obtain these results, all inputs, which are not disconnected at Stop mode, must be terminated (i.e., not allowed to float).

### 3.5 AC Electrical Characteristics

The timing waveforms shown in the AC electrical characteristics section are tested with a  $V_{IL}$  maximum of 0.3 V and a  $V_{IH}$  minimum of 2.4 V for all pins except EXTAL, which is tested using the input levels shown in Note 3 of the previous table. AC timing specifications, which are referenced to a device input signal, are measured in production with respect to the 50% point of the respective input signal's transition. DSP56366 output levels are measured with the production test machine  $V_{OL}$  and  $V_{OH}$  reference levels set at 0.4 V and 2.4 V, respectively.

#### NOTE

Although the minimum value for the frequency of EXTAL is 0 MHz, the device AC test conditions are 15 MHz and rated speed.

#### 3.6 Internal Clocks

**Table 3-4 Internal Clocks** 

Characteristics	Symbol	Expression <sup>1, 2</sup>			
Cital acteristics	Symbol	Min	Тур	Max	
Internal operation frequency with PLL enabled	f	_	$(Ef \times MF)/(PDF \times DF)$	_	
Internal operation frequency with PLL disabled	f	_	Ef/2	_	
Internal clock high period	T <sub>H</sub>				
With PLL disabled		_	ET <sub>C</sub>	_	
With PLL enabled and MF ≤ 4		$0.49 \times \text{ET}_{\text{C}} \times \text{PDF} \times \text{DF/MF}$	_	$0.51 \times ET_C \times PDF \times DF/MF$	
With PLL enabled and MF > 4		$0.47 \times \text{ET}_{\text{C}} \times \text{PDF} \times \text{DF/MF}$	_	$0.53 \times \text{ET}_{\text{C}} \times \text{PDF} \times \text{DF/MF}$	
Internal clock low period	TL				
With PLL disabled		_	ET <sub>C</sub>	_	
With PLL enabled and MF ≤ 4		$0.49 \times \text{ET}_{\text{C}} \times \text{PDF} \times \text{DF/MF}$	_	$0.51 \times \text{ET}_{\text{C}} \times \text{PDF} \times \text{DF/MF}$	
With PLL enabled and MF > 4		$0.47 \times \text{ET}_{\text{C}} \times \text{PDF} \times \text{DF/MF}$	_	$0.53 \times \text{ET}_{\text{C}} \times \text{PDF} \times \text{DF/MF}$	
Internal clock cycle time with PLL enabled	T <sub>C</sub>	_	$ET_C \times PDF \times DF/MF$	_	

DSP56366 Technical Data, Rev. 3.1

3-4 Freescale Semiconductor


**Table 3-4 Internal Clocks** 

Characteristics	Symbol	Expression <sup>1, 2</sup>			
Characteristics	Symbol	Min	Тур	Max	
Internal clock cycle time with PLL disabled	T <sub>C</sub>	_	2 × ET <sub>C</sub>	_	
Instruction cycle time	I <sub>CYC</sub>	_	T <sub>C</sub>	_	

<sup>&</sup>lt;sup>1</sup> DF = Division Factor

### 3.7 EXTERNAL CLOCK OPERATION

The DSP56366 system clock is an externally supplied square wave voltage source connected to EXTAL (See Figure 3-1).



Notes The midpoint is 0.5 ( $V_{IHC}$  +  $V_{ILC}$ ).

Figure 3-1 External Clock Timing

**Table 3-5 Clock Operation** 

No.	Characteristics	Symbol	Min	Max
1	Frequency of EXTAL (EXTAL Pin Frequency)	Ef	0	120.0
	The rise and fall time of this external clock should be 3 ns maximum.			
2	EXTAL input high <sup>1, 2</sup>	ETH		
	• With PLL disabled (46.7%–53.3% duty cycle <sup>3</sup> )		3.89 ns	$\infty$
	• With PLL enabled (42.5%–57.5% duty cycle <sup>3</sup> )		3.54 ns	157.0 μs
3	EXTAL input low <sup>1, 2</sup>	ETL		
	• With PLL disabled (46.7%–53.3% duty cycle <sup>3</sup> )		3.89 ns	$\infty$
	• With PLL enabled (42.5%–57.5% duty cycle <sup>3</sup> )		3.54 ns	157.0 μs

Ef = External frequency

ET<sub>C</sub> = External clock cycle

MF = Multiplication Factor

PDF = Predivision Factor

T<sub>C</sub> = internal clock cycle

<sup>&</sup>lt;sup>2</sup> See the **PLL and Clock Generation** section in the *DSP56300 Family Manual* for a detailed discussion of the PLL.

**Table 3-5 Clock Operation (continued)** 

No.	Characteristics	Symbol	Min	Max
4	EXTAL cycle time <sup>2</sup>	ET <sub>C</sub>		
	With PLL disabled		8.33 ns	$\infty$
	With PLL enabled		8.33 ns	273.1 μs
7	Instruction cycle time = I <sub>CYC</sub> = T <sub>C</sub> <sup>4, 2</sup>	I <sub>CYC</sub>		
	With PLL disabled		16.66 ns	$\infty$
	With PLL enabled		8.33 ns	8.53 μs

<sup>&</sup>lt;sup>1</sup> Measured at 50% of the input transition.

## 3.8 Phase Lock Loop (PLL) Characteristics

Table 3-6 PLL Characteristics

Characteristics	Min	Max	Unit
$V_{CO}$ frequency when PLL enabled (MF $\times$ E <sub>f</sub> $\times$ 2/PDF)	30	240	MHz
PLL external capacitor (PCAP pin to V <sub>CCP</sub> ) (C <sub>PCAP</sub> ) <sup>1</sup>			pF
• @ MF ≤ 4	(MF × 580) – 100	(MF × 780) – 140	
• @ MF > 4	MF × 830	MF × 1470	

<sup>&</sup>lt;sup>1</sup> C<sub>PCAP</sub> is the value of the PLL capacitor (connected between the PCAP pin and V<sub>CCP</sub>). The recommended value in pF for C<sub>PCAP</sub> can be computed from one of the following equations: (MF x 680)-120, for MF ≤ 4 or MF x 1100, for MF > 4.

## 3.9 Reset, Stop, Mode Select, and Interrupt Timing

Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing<sup>1</sup>

No.	Characteristics	Expression	Min	Max	Unit
8	Delay from RESET assertion to all pins at reset value <sup>2</sup>	_	_	26.0	ns
9	Required RESET duration <sup>3</sup>				
	Power on, external clock generator, PLL disabled	$50 \times \text{ET}_{\text{C}}$	416.7	_	ns
	Power on, external clock generator, PLL enabled	$1000 \times ET_C$	8.3	_	μS
	During normal operation	$2.5\times T_{C}$	20.8	_	ns
10	Delay from asynchronous RESET deassertion to first external address output (internal reset deassertion) <sup>4</sup>				
	Minimum	$3.25 \times T_{C} + 2.0$	29.1	_	ns
	Maximum	20.25 T <sub>C</sub> + 7.50	_	176.2	ns
13	Mode select setup time		30.0	_	ns

3-6 Freescale Semiconductor

 $<sup>^2</sup>$  The maximum value for PLL enabled is given for minimum  $V_{CO}$  and maximum MF.

The indicated duty cycle is for the specified maximum frequency for which a part is rated. The minimum clock high or low time required for correct operation, however, remains the same at lower operating frequencies; therefore, when a lower clock frequency is used, the signal symmetry may vary from the specified duty cycle as long as the minimum high time and low time requirements are met.

<sup>&</sup>lt;sup>4</sup> The maximum value for PLL enabled is given for minimum VCO and maximum DF.

Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing<sup>1</sup> (continued)

No.	Characteristics	Expression	Min	Max	Unit
14	Mode select hold time		0.0	_	ns
15	Minimum edge-triggered interrupt request assertion width		5.5	_	ns
16	Minimum edge-triggered interrupt request deassertion width		5.5	_	ns
17	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory access address out valid				
	Caused by first interrupt instruction fetch	$4.25 \times T_{C} + 2.0$	37.4	_	ns
	Caused by first interrupt instruction execution	$7.25 \times T_{C} + 2.0$	62.4	_	ns
18	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to general-purpose transfer output valid caused by first interrupt instruction execution	10 × T <sub>C</sub> + 5.0	88.3	_	ns
19	Delay from address output valid caused by first interrupt instruction execute to interrupt request deassertion for level sensitive fast interrupts <sup>5</sup>	$3.75 \times T_{C} + WS \times T_{C} - 10.94$	1	Note <sup>6</sup>	ns
20	Delay from $\overline{\text{RD}}$ assertion to interrupt request deassertion for level sensitive fast interrupts $^5$	$3.25 \times T_C + WS \times T_C - 10.94$		Note 6	ns
21	Delay from $\overline{WR}$ assertion to interrupt request deassertion for level sensitive fast interrupts $^5$				ns
	DRAM for all WS	$(WS + 3.5) \times T_C - 10.94$	_	Note 6	
	• SRAM WS = 1	$(WS + 3.5) \times T_C - 10.94$	_	Note 6	
	• SRAM WS = 2, 3	$(WS + 3) \times T_C - 10.94$	_	Note 6	
	• SRAM WS ≥ 4	$(WS + 2.5) \times T_C - 10.94$	_	Note 6	
24	Duration for IRQA assertion to recover from Stop state		4.9	_	
25	Delay from $\overline{\mbox{IRQA}}$ assertion to fetch of first instruction (when exiting Stop)^2, $^7$				
	<ul> <li>PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is enabled (OMR Bit 6 = 0)</li> </ul>	$PLC \times ET_C \times PDF + (128 K - PLC/2) \times T_C$	_	_	ms
	<ul> <li>PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is not enabled (OMR Bit 6 = 1)</li> </ul>	PLC $\times$ ET <sub>C</sub> $\times$ PDF + (23.75 $\pm$ 0.5) $\times$ T <sub>C</sub>	_	_	ms
	<ul> <li>PLL is active during Stop (PCTL Bit 17 = 1) (Implies No Stop Delay)</li> </ul>	$(8.25 \pm 0.5) \times T_{C}$	64.6	72.9	ms
26	Duration of level sensitive IRQA assertion to ensure interrupt service (when exiting Stop) <sup>2, 7</sup>				
	<ul> <li>PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is enabled (OMR Bit 6 = 0)</li> </ul>	$\begin{array}{c} PLC \times ET_C \times PDF + (128K - \\ PLC/2) \times T_C \end{array}$	_	_	ms
	<ul> <li>PLL is not active during Stop (PCTL Bit 17 = 0) and Stop delay is not enabled (OMR Bit 6 = 1)</li> </ul>	$PLC \times ET_C \times PDF + (20.5 \pm 0.5) \times T_C$	_	_	ms
	<ul> <li>PLL is active during Stop (PCTL Bit 17 = 1) (implies no Stop delay)</li> </ul>	5.5 × T <sub>C</sub>	45.8	_	ns

Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing<sup>1</sup> (continued)

No.	Characteristics	Expression	Min	Max	Unit
27	Interrupt Requests Rate				
	• HDI08, ESAI, ESAI_1, SHI, DAX, Timer	12T <sub>C</sub>	_	100.0	ns
	• DMA	8T <sub>C</sub>	_	66.7	ns
	ĪRQ, NMI (edge trigger)	8T <sub>C</sub>	_	66.7	ns
	ĪRQ (level trigger)	12T <sub>C</sub>	_	100.0	ns
28	DMA Requests Rate				
	Data read from HDI08, ESAI, ESAI_1, SHI, DAX	6T <sub>C</sub>	_	50.0	ns
	Data write to HDI08, ESAI, ESAI_1, SHI, DAX	7T <sub>C</sub>	_	58.0	ns
	• Timer	2T <sub>C</sub>		16.7	
	TRQ, NMI (edge trigger)	ЗТ <sub>С</sub>	_	25.0	ns
29	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory (DMA source) access address out valid	$4.25 \times T_{C} + 2.0$	37.4	_	ns

 $<sup>^{1}</sup>$  V<sub>CC</sub> = 3.3 V ± 0.16 V; T<sub>J</sub> =  $-40^{\circ}$ C to + 110 $^{\circ}$ C, C<sub>L</sub> = 50 pF

For PLL disable, using external clock (PCTL Bit 16 = 1), no stabilization delay is required and recovery time will be defined by the PCTL Bit 17 and OMR Bit 6 settings.

For PLL enable, if PCTL Bit 17 is 0, the PLL is shutdown during Stop. Recovering from Stop requires the PLL to get locked. The PLL lock procedure duration, PLL Lock Cycles (PLC), may be in the range of 0 to 1000 cycles. This procedure occurs in parallel with the stop delay counter, and stop recovery will end when the last of these two events occurs: the stop delay counter completes count or PLL lock procedure completion.

PLC value for PLL disable is 0.

The maximum value for ET<sub>C</sub> is 4096 (maximum MF) divided by the desired internal frequency (i.e., for 120 MHz it is 4096/120 MHz = 34.1  $\mu$ s). During the stabilization period, T<sub>C</sub>, T<sub>H</sub>, and T<sub>L</sub> will not be constant, and their width may vary, so timing may vary as well.

<sup>&</sup>lt;sup>2</sup> Periodically sampled and not 100% tested.

RESET duration is measured during the time in which RESET is asserted, V<sub>CC</sub> is valid, and the EXTAL input is active and valid. When the V<sub>CC</sub> is valid, but the other "required RESET duration" conditions (as specified above) have not been yet met, the device circuitry will be in an uninitialized state that can result in significant power consumption and heat-up. Designs should minimize this state to the shortest possible duration.

<sup>&</sup>lt;sup>4</sup> If PLL does not lose lock.

When using fast interrupts and IRQA, IRQB, IRQC, and IRQD are defined as level-sensitive, timings 19 through 21 apply to prevent multiple interrupt service. To avoid these timing restrictions, the deasserted Edge-triggered mode is recommended when using fast interrupts. Long interrupts are recommended when using Level-sensitive mode.

<sup>&</sup>lt;sup>6</sup> WS = number of wait states (measured in clock cycles, number of T<sub>C</sub>). Use expression to compute maximum value.

<sup>&</sup>lt;sup>7</sup> This timing depends on several settings:





Figure 3-2 Reset Timing






Figure 3-3 External Fast Interrupt Timing




Figure 3-4 External Interrupt Timing (Negative Edge-Triggered)




Figure 3-5 Operating Mode Select Timing




Figure 3-6 Recovery from Stop State Using IRQA




Figure 3-7 Recovery from Stop State Using IRQA Interrupt Service




Figure 3-8 External Memory Access (DMA Source) Timing

## 3.10 External Memory Expansion Port (Port A)

### 3.10.1 SRAM Timing

Table 3-8 SRAM Read and Write Accesses<sup>1</sup>

No.	Characteristics	Symbol	Expression <sup>2</sup>	Min	Max	Unit
100	Address valid and AA assertion pulse width	t <sub>RC</sub> , t <sub>WC</sub>	$\begin{aligned} (WS+1)\times T_C - 4.0 \\ [1 \leq WS \leq 3] \end{aligned}$	12.0		ns
			$(WS + 2) \times T_C - 4.0$ $[4 \le WS \le 7]$	46.0		ns
			$(WS + 3) \times T_C - 4.0$ $[WS \ge 8]$	87.0	_	ns

Table 3-8 SRAM Read and Write Accesses<sup>1</sup> (continued)

No.	Characteristics	Symbol	Expression <sup>2</sup>	Min	Max	Unit
101	Address and AA valid to WR assertion	t <sub>AS</sub>	$0.25 \times T_{C} - 2.0$ [WS = 1]	0.1	_	ns
			$1.25 \times T_C - 2.0$ [WS $\ge 4$ ]	8.4	_	ns
102	WR assertion pulse width	t <sub>WP</sub>	$1.5 \times T_{C} - 4.0 \text{ [WS = 1]}$	8.5	_	ns
			All frequencies: WS $\times$ T <sub>C</sub> $-$ 4.0 [2 $\leq$ WS $\leq$ 3]	12.7	_	ns
			$(WS-0.5)\times T_C-4.0$ $[WS\geq 4]$	25.2	_	ns
103	WR deassertion to address not valid	t <sub>WR</sub>	$0.25 \times T_{C} - 2.0$ [1 \le WS \le 3]	0.1	_	ns
			$1.25 \times T_C - 2.0$ [4 \le WS \le 7]	8.4	_	ns
			$2.25 \times T_C - 2.0$ [WS $\ge 8$ ]	16.7	_	ns
			All frequencies: $1.25 \times T_C - 4.0$ $[4 \le WS \le 7]$	6.4	_	ns
			$2.25 \times T_C - 4.0$ [WS $\geq$ 8]	14.7	_	ns
104	Address and AA valid to input data valid	t <sub>AA</sub> , t <sub>AC</sub>	$(WS + 0.75) \times T_C - 7.0$ $[WS \ge 1]$	_	7.6	ns
105	RD assertion to input data valid	t <sub>OE</sub>	$(WS + 0.25) \times T_C - 7.0$ $[WS \ge 1]$	_	3.4	ns
106	RD deassertion to data not valid (data hold time)	t <sub>OHZ</sub>		0.0	_	ns
107	Address valid to WR deassertion <sup>3</sup>	t <sub>AW</sub>	$(WS + 0.75) \times T_C - 4.0$ $[WS \ge 1]$	10.6	_	ns
108	Data valid to WR deassertion (data setup time)	t <sub>DS</sub> (t <sub>DW</sub> )	$(WS-0.25)\times T_C-3.0 \\ [WS \ge 1]$	3.2	_	ns

Table 3-8 SRAM Read and Write Accesses<sup>1</sup> (continued)

No.	Characteristics	Symbol	Expression <sup>2</sup>	Min	Max	Unit
109	Data hold time from WR deassertion	t <sub>DH</sub>	$0.25 \times T_{C} - 2.0$ [1 \le WS \le 3]	0.1	_	ns
			$1.25 \times T_{C} - 2.0$ [4 \le WS \le 7]	8.4	_	ns
			$2.25 \times T_{C} - 2.0$ [WS $\geq 8$ ]	16.7	_	ns
110	WR assertion to data active	_	$0.75 \times T_{C} - 3.7$ [WS = 1]	2.5	_	ns
			$0.25 \times T_C - 3.7$ $[2 \le WS \le 3]$	0.0	_	
			$-0.25 \times T_C - 3.7$ [WS $\geq 4$ ]	0.0	_	
111	WR deassertion to data high impedance	_	$0.25 \times T_C + 0.2$ [1 $\leq$ WS $\leq$ 3]	_	2.3	ns
			$1.25 \times T_C + 0.2$ [4 \le WS \le 7]	_	10.6	
			$2.25 \times T_{C} + 0.2$ [WS $\geq 8$ ]	_	18.9	
112	Previous RD deassertion to data active (write)	_	$1.25 \times T_C - 4.0$ [1 \le WS \le 3]	6.4	_	ns
			$2.25 \times T_C - 4.0$ [4 \le WS \le 7]	14.7	_	
			$3.25 \times T_{C} - 4.0$ [WS $\geq 8$ ]	23.1	_	
113	RD deassertion time		$0.75 \times T_{C} - 4.0$ [1 $\leq$ WS $\leq$ 3]	2.2	_	ns
			$1.75 \times T_C - 4.0$ [4 \le WS \le 7]	10.6	_	ns
			$2.75 \times T_{C} - 4.0$ [WS $\geq 8$ ]	18.9	_	ns

Table 3-8 SRAM Read and Write Accesses<sup>1</sup> (continued)

No.	Characteristics	Symbol	Expression <sup>2</sup>	Min	Max	Unit
114	WR deassertion time		$0.5 \times T_{C} - 4.0$ [WS = 1]	0.2	_	ns
			$T_C - 2.0$ [2 ≤ WS ≤ 3]	6.3	_	ns
			$2.5 \times T_C - 4.0$ $[4 \le WS \le 7]$	16.8	_	ns
			$3.5 \times T_C - 4.0$ [WS $\geq$ 8]	25.2	_	ns
115	Address valid to RD assertion		$0.5 \times T_C - 4.0$	0.2	_	ns
116	RD assertion pulse width		$(WS + 0.25) \times T_C - 4.0$	6.4	_	ns
117	RD deassertion to address not valid		$0.25 \times T_C - 2.0$ [1 \le WS \le 3]	0.1	_	ns
			$1.25 \times T_C - 2.0$ [4 \le WS \le 7]	8.4	_	ns
			$2.25 \times T_C - 2.0$ $[WS \ge 8]$	16.7	_	ns
118	TA setup before RD or WR deassertion <sup>4</sup>		0.25 × T <sub>C</sub> + 2.0	4.1	_	ns
119	TA hold after RD or WR deassertion			0.0	_	ns

 $<sup>\</sup>overline{\ }^{1}$  All timings for 100 MHz are measured from 0.5  $\cdot$  Vcc to .05  $\cdot$  Vcc

<sup>&</sup>lt;sup>2</sup> WS is the number of wait states specified in the BCR.

<sup>&</sup>lt;sup>3</sup> Timings 100, 107 are guaranteed by design, not tested.

<sup>&</sup>lt;sup>4</sup> In the case of  $\overline{\text{TA}}$  negation: timing 118 is relative to the deassertion edge of  $\overline{\text{RD}}$  or WR were  $\overline{\text{TA}}$  to remain active




Figure 3-9 SRAM Read Access




Figure 3-10 SRAM Write Access

#### 3.10.2 DRAM Timing

The selection guides provided in Figure 3-11 and Figure 3-14 should be used for primary selection only. Final selection should be based on the timing provided in the following tables. As an example, the selection guide suggests that 4 wait states must be used for 100 MHz operation when using Page Mode DRAM. However, by using the information in the appropriate table, a designer may choose to evaluate whether fewer wait states might be used by determining which timing prevents operation at 100 MHz, running the chip at a slightly lower frequency (e.g., 95 MHz), using faster DRAM (if it becomes available), and control factors such as capacitive and resistive load to improve overall system performance.




Figure 3-11 DRAM Page Mode Wait States Selection Guide

3-16 Freescale Semiconductor

Table 3-9 DRAM Page Mode Timings, One Wait State (Low-Power Applications)<sup>1, 2, 3</sup>

N.	Ohavastavistias	Complete	Francosion	20 M	lHz <sup>4</sup>	30 M	lHz <sup>4</sup>	l locia
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Unit
131	Page mode cycle time for two consecutive accesses of the same direction	t <sub>PC</sub>	2 × T <sub>C</sub>	100.0	_	66.7	_	ns
	Page mode cycle time for mixed (read and write) accesses		1.25 × T <sub>C</sub>	62.5	_	41.7	_	
132	CAS assertion to data valid (read)	t <sub>CAC</sub>	T <sub>C</sub> – 7.5	_	42.5	_	25.8	ns
133	Column address valid to data valid (read)	t <sub>AA</sub>	1.5 × T <sub>C</sub> – 7.5	_	67.5	_	42.5	ns
134	CAS deassertion to data not valid (read hold time)	t <sub>OFF</sub>		0.0	_	0.0	_	ns
135	Last CAS assertion to RAS deassertion	t <sub>RSH</sub>	$0.75 \times T_C - 4.0$	33.5	_	21.0	_	ns
136	Previous CAS deassertion to RAS deassertion	t <sub>RHCP</sub>	2 × T <sub>C</sub> – 4.0	96.0	_	62.7	_	ns
137	CAS assertion pulse width	t <sub>CAS</sub>	$0.75 \times T_C - 4.0$	33.5	_	21.0	_	ns
138	Last CAS deassertion to RAS deassertion <sup>5</sup>	t <sub>CRP</sub>						ns
	• BRW[1:0] = 00		$1.75 \times T_{C} - 6.0$	81.5	_	52.3	_	
	• BRW[1:0] = 01		$3.25 \times T_C - 6.0$	156.5	_	102.2		
	• BRW[1:0] = 10		$4.25 \times T_{C} - 6.0$	206.5		135.5		
	• BRW[1:0] = 11		$6.25 \times T_{C} - 6.0$	306.5	_	202.1	_	
139	CAS deassertion pulse width	t <sub>CP</sub>	$0.5 \times T_C - 4.0$	21.0	_	12.7	_	ns
140	Column address valid to CAS assertion	t <sub>ASC</sub>	$0.5 \times T_C - 4.0$	21.0	_	12.7	_	ns
141	CAS assertion to column address not valid	t <sub>CAH</sub>	$0.75\times T_C-4.0$	33.5		21.0	_	ns
142	Last column address valid to RAS deassertion	t <sub>RAL</sub>	$2 \times T_C - 4.0$	96.0	ı	62.7	_	ns
143	WR deassertion to CAS assertion	t <sub>RCS</sub>	$0.75\times T_C-3.8$	33.7	_	21.2	_	ns
144	CAS deassertion to WR assertion	t <sub>RCH</sub>	$0.25 \times T_C - 3.7$	8.8	_	4.6	_	ns
145	CAS assertion to WR deassertion	t <sub>WCH</sub>	$0.5 \times T_C - 4.2$	20.8	_	12.5	_	ns
146	WR assertion pulse width	t <sub>WP</sub>	1.5 × T <sub>C</sub> – 4.5	70.5	_	45.5	_	ns
147	Last WR assertion to RAS deassertion	t <sub>RWL</sub>	$1.75\times T_C-4.3$	83.2	_	54.0	_	ns
148	WR assertion to CAS deassertion	t <sub>CWL</sub>	$1.75\times T_C-4.3$	83.2		54.0		ns
149	Data valid to CAS assertion (Write)	t <sub>DS</sub>	$0.25\times T_C-4.0$	8.5		4.3		ns

Table 3-9 DRAM Page Mode Timings, One Wait State (Low-Power Applications)<sup>1, 2, 3</sup> (continued)

No.	Characteristics	Symbol	Expression	20 MHz <sup>4</sup>		30 MHz <sup>4</sup>		Unit
140.	Cital acteristics	Symbol	Lxpression	Min	Max	Min	Max	Oilit
150	CAS assertion to data not valid (write)	t <sub>DH</sub>	$0.75\times T_C-4.0$	33.5	_	21.0	_	ns
151	WR assertion to CAS assertion	t <sub>WCS</sub>	T <sub>C</sub> – 4.3	45.7	_	29.0	_	ns
152	Last RD assertion to RAS deassertion	t <sub>ROH</sub>	1.5 × T <sub>C</sub> – 4.0	71.0	_	46.0	_	ns
153	RD assertion to data valid	t <sub>GA</sub>	T <sub>C</sub> – 7.5	_	42.5	_	25.8	ns
154	RD deassertion to data not valid <sup>6</sup>	t <sub>GZ</sub>		0.0	_	0.0	_	ns
155	WR assertion to data active		$0.75\times T_C-0.3$	37.2	_	24.7	_	ns
156	WR deassertion to data high impedance		0.25 × T <sub>C</sub>	_	12.5	_	8.3	ns

<sup>1</sup> The number of wait states for Page mode access is specified in the DCR.

Table 3-10 DRAM Page Mode Timings, Two Wait States 1, 2, 3, 4

No.	. Characteristics Symbol Expression <sup>5</sup>		Evpression <sup>5</sup>	66 1	ИНz	80 1	ИНz	Unit
140.	Citalacteristics	Symbol	Expression	Min	Max	Min	Max	Oilit
131	Page mode cycle time for two consecutive accesses of the same direction	t <sub>PC</sub>	2 × T <sub>C</sub>	45.4	_	37.5	_	ns
	Page mode cycle time for mixed (read and write) accesses		1.25 × T <sub>C</sub>	41.1	_	34.4	_	
132	CAS assertion to data valid (read)	t <sub>CAC</sub>	$1.5 \times T_{C} - 7.5$	_	15.2	_	_	ns
			$1.5\times T_C-6.5$	1	_	1	12.3	ns
133	Column address valid to data valid (read)	t <sub>AA</sub>	$2.5 \times T_C - 7.5$	_	30.4	_	_	ns
			$2.5 \times T_C - 6.5$	_	_	_	24.8	ns
134	CAS deassertion to data not valid (read hold time)	t <sub>OFF</sub>		0.0	_	0.0	_	ns
135	Last CAS assertion to RAS deassertion	t <sub>RSH</sub>	$1.75 \times T_{C} - 4.0$	22.5	_	17.9	_	ns
136	Previous $\overline{\text{CAS}}$ deassertion to $\overline{\text{RAS}}$ deassertion	t <sub>RHCP</sub>	$3.25 \times T_C - 4.0$	45.2	_	36.6	_	ns
137	CAS assertion pulse width	t <sub>CAS</sub>	$1.5 \times T_{C} - 4.0$	18.7	_	14.8	_	ns

3-18 Freescale Semiconductor

<sup>&</sup>lt;sup>2</sup> The refresh period is specified in the DCR.

All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t<sub>PC</sub> equals 2 × T<sub>C</sub> for read-after-read or write-after-write sequences).

<sup>&</sup>lt;sup>4</sup> Reduced DSP clock speed allows use of Page Mode DRAM with one Wait state (See Figure 3-14.).

<sup>&</sup>lt;sup>5</sup> BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access.

 $<sup>^6</sup>$   $\overline{\text{RD}}$  deassertion will always occur after  $\overline{\text{CAS}}$  deassertion; therefore, the restricted timing is  $t_{\text{OFF}}$  and not  $t_{\text{GZ}}$ .

Table 3-10 DRAM Page Mode Timings, Two Wait States<sup>1, 2, 3, 4</sup> (continued)

No	Characteristics	Symbol	Expression <sup>5</sup>	66 1	ИНz	1 08	ИНz	Unit
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Unit
138	Last CAS deassertion to RAS deassertion <sup>6</sup>	t <sub>CRP</sub>						ns
	• BRW[1:0] = 00		$2.0 \times T_C - 6.0$	24.4	_	19.0	_	
	• BRW[1:0] = 01		$3.5 \times T_C - 6.0$	47.2	_	37.8	_	
	• BRW[1:0] = 10		$4.5 \times T_C - 6.0$	62.4	_	50.3	_	
	• BRW[1:0] = 11		$6.5 \times T_C - 6.0$	92.8	_	75.3	_	
139	CAS deassertion pulse width	t <sub>CP</sub>	1.25 × T <sub>C</sub> – 4.0	14.9	_	11.6	_	ns
140	Column address valid to CAS assertion	t <sub>ASC</sub>	T <sub>C</sub> – 4.0	11.2	_	8.5	_	ns
141	CAS assertion to column address not valid	t <sub>CAH</sub>	$1.75 \times T_{C} - 4.0$	22.5	_	17.9	1	ns
142	Last column address valid to RAS deassertion	t <sub>RAL</sub>	$3 \times T_C - 4.0$	41.5	_	33.5	_	ns
143	WR deassertion to CAS assertion	t <sub>RCS</sub>	$1.25 \times T_{C} - 3.8$	15.1	_	11.8	_	ns
144	CAS deassertion to WR assertion	t <sub>RCH</sub>	$0.5 \times T_C - 3.7$	3.9	_	2.6	_	ns
145	CAS assertion to WR deassertion	t <sub>WCH</sub>	1.5 × T <sub>C</sub> – 4.2	18.5	_	14.6	_	ns
146	WR assertion pulse width	t <sub>WP</sub>	$2.5 \times T_C - 4.5$	33.5	_	26.8	_	ns
147	Last WR assertion to RAS deassertion	t <sub>RWL</sub>	$2.75\times T_C-4.3$	33.4	_	26.8	_	ns
148	WR assertion to CAS deassertion	t <sub>CWL</sub>	$2.5 \times T_C - 4.3$	33.6	_	27.0	_	ns
149	Data valid to CAS assertion (write)	t <sub>DS</sub>	$0.25 \times T_{C} - 3.7$	0.1	_	_	_	ns
			$0.25 \times T_{C} - 3.0$	_	_	0.1	_	
150	CAS assertion to data not valid (write)	t <sub>DH</sub>	1.75 × T <sub>C</sub> – 4.0	22.5	_	17.9	_	ns
151	WR assertion to CAS assertion	t <sub>WCS</sub>	T <sub>C</sub> – 4.3	10.9	_	8.2	_	ns
152	Last RD assertion to RAS deassertion	t <sub>ROH</sub>	$2.5 \times T_C - 4.0$	33.9	_	27.3	_	ns
153	RD assertion to data valid	t <sub>GA</sub>	1.75 × T <sub>C</sub> – 7.5		19.0	_		ns
			$1.75 \times T_{C} - 6.5$	_	_	_	15.4	
154	RD deassertion to data not valid <sup>7</sup>	t <sub>GZ</sub>		0.0	_	0.0	_	ns
155	WR assertion to data active		$0.75 \times T_C - 0.3$	11.1	_	9.1	_	ns
156	WR deassertion to data high impedance		0.25 × T <sub>C</sub>	_	3.8	_	3.1	ns

<sup>&</sup>lt;sup>1</sup> The number of wait states for Page mode access is specified in the DCR.

<sup>&</sup>lt;sup>2</sup> The refresh period is specified in the DCR.

<sup>&</sup>lt;sup>3</sup> The asynchronous delays specified in the expressions are valid for DSP56366.

<sup>&</sup>lt;sup>4</sup> There are no DRAMs fast enough to fit to two wait states Page mode @ 100MHz (See Figure 3-11)

Table 3-11 DRAM Page Mode Timings, Three Wait States 1, 2, 3

No.	Characteristics	Symbol	Expression <sup>4</sup>	Min	Max	Unit
131	Page mode cycle time for two consecutive accesses of the same direction	t <sub>PC</sub>	2 × T <sub>C</sub>	40.0	_	ns
	Page mode cycle time for mixed (read and write) accesses		$1.25 \times T_C$	35.0	_	
132	CAS assertion to data valid (read)	t <sub>CAC</sub>	$2 \times T_C - 7.0$	_	13.0	ns
133	Column address valid to data valid (read)	t <sub>AA</sub>	$3 \times T_C - 7.0$	_	23.0	ns
134	CAS deassertion to data not valid (read hold time)	t <sub>OFF</sub>		0.0	_	ns
135	Last CAS assertion to RAS deassertion	t <sub>RSH</sub>	$2.5 \times T_C - 4.0$	21.0	_	ns
136	Previous CAS deassertion to RAS deassertion	t <sub>RHCP</sub>	$4.5 \times T_C - 4.0$	41.0	_	ns
137	CAS assertion pulse width	t <sub>CAS</sub>	2 × T <sub>C</sub> – 4.0	16.0	_	ns
138	Last CAS deassertion to RAS assertion <sup>5</sup>	t <sub>CRP</sub>				ns
	• BRW[1:0] = 00		$2.25\times T_C-6.0$	_	_	
	• BRW[1:0] = 01		$3.75\times T_C-6.0$	_	_	
	• BRW[1:0] = 10		$4.75 \times T_{C} - 6.0$	41.5	_	
	• BRW[1:0] = 11		$6.75\times T_C-6.0$	61.5	_	
139	CAS deassertion pulse width	t <sub>CP</sub>	$1.5\times T_C-4.0$	11.0		ns
140	Column address valid to CAS assertion	t <sub>ASC</sub>	T <sub>C</sub> – 4.0	6.0	_	ns
141	CAS assertion to column address not valid	t <sub>CAH</sub>	$2.5 \times T_C - 4.0$	21.0	_	ns
142	Last column address valid to RAS deassertion	t <sub>RAL</sub>	4 × T <sub>C</sub> – 4.0	36.0		ns
143	WR deassertion to CAS assertion	t <sub>RCS</sub>	$1.25 \times T_{C} - 4.0$	8.5	_	ns
144	CAS deassertion to WR assertion	t <sub>RCH</sub>	$0.75\times T_{C}-4.0$	3.5	_	ns
145	CAS assertion to WR deassertion	t <sub>WCH</sub>	$2.25\times T_C-4.2$	18.3	_	ns
146	WR assertion pulse width	t <sub>WP</sub>	$3.5 \times T_C - 4.5$	30.5	_	ns
147	Last WR assertion to RAS deassertion	t <sub>RWL</sub>	$3.75\times T_C-4.3$	33.2	_	ns
148	WR assertion to CAS deassertion	t <sub>CWL</sub>	$3.25\times T_C-4.3$	28.2		ns
149	Data valid to CAS assertion (write)	t <sub>DS</sub>	$0.5 \times T_C - 4.0$	1.0	_	ns

3-20 Freescale Semiconductor

<sup>&</sup>lt;sup>5</sup> All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g.,  $t_{PC}$  equals  $3 \times T_{C}$  for read-after-read or write-after-write sequences).

<sup>&</sup>lt;sup>6</sup> BRW[1:0] (DRAM Control Register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access.

<sup>&</sup>lt;sup>7</sup> RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t<sub>OFF</sub> and not t<sub>GZ</sub>.

Table 3-11 DRAM Page Mode Timings, Three Wait States<sup>1, 2, 3</sup> (continued)

No.	Characteristics	Symbol	Expression <sup>4</sup>	Min	Max	Unit
150	CAS assertion to data not valid (write)	t <sub>DH</sub>	$2.5\times T_C-4.0$	21.0	_	ns
151	WR assertion to CAS assertion	t <sub>WCS</sub>	$1.25\times T_C-4.3$	8.2	_	ns
152	Last RD assertion to RAS deassertion	t <sub>ROH</sub>	$3.5\times T_C-4.0$	31.0	_	ns
153	RD assertion to data valid	t <sub>GA</sub>	$2.5\times T_C-7.0$	_	18.0	ns
154	RD deassertion to data not valid <sup>6</sup>	t <sub>GZ</sub>		0.0	_	ns
155	WR assertion to data active		$0.75\times T_C-0.3$	7.2	_	ns
156	WR deassertion to data high impedance		0.25 × T <sub>C</sub>	_	2.5	ns

<sup>&</sup>lt;sup>1</sup> The number of wait states for Page mode access is specified in the DCR.

Table 3-12 DRAM Page Mode Timings, Four Wait States 1, 2, 3

No.	Characteristics	Symbol	Expression <sup>4</sup>	Min	Max	Unit
131	Page mode cycle time for two consecutive accesses of the same direction.	t <sub>PC</sub>	5 × T <sub>C</sub>	41.7	_	ns
	Page mode cycle time for mixed (read and write) accesses		$4.5 \times T_C$	37.5	_	
132	CAS assertion to data valid (read)	t <sub>CAC</sub>	$2.75\times T_C-7.0$	_	15.9	ns
133	Column address valid to data valid (read)	t <sub>AA</sub>	$3.75\times T_C-7.0$	_	24.2	ns
134	CAS deassertion to data not valid (read hold time)	t <sub>OFF</sub>		0.0	_	ns
135	Last CAS assertion to RAS deassertion	t <sub>RSH</sub>	$3.5 \times T_C - 4.0$	25.2		ns
136	Previous CAS deassertion to RAS deassertion	t <sub>RHCP</sub>	$6 \times T_C - 4.0$	46.0	_	ns
137	CAS assertion pulse width	t <sub>CAS</sub>	$2.5\times T_C-4.0$	16.8		ns
138	Last CAS deassertion to RAS assertion <sup>5</sup>	t <sub>CRP</sub>				ns
	• BRW[1:0] = 00		$2.75\times T_C-6.0$	_	_	
	• BRW[1:0] = 01		$4.25\times T_C-6.0$	_	_	
	• BRW[1:0] = 10		$5.25 \times T_C - 6.0$	37.7	_	
	• BRW[1:0] = 11		$7.25\times T_C-6.0$	54.4	_	
139	CAS deassertion pulse width	t <sub>CP</sub>	$2 \times T_C - 4.0$	12.7	_	ns

<sup>&</sup>lt;sup>2</sup> The refresh period is specified in the DCR.

<sup>&</sup>lt;sup>3</sup> The asynchronous delays specified in the expressions are valid for DSP56366.

<sup>&</sup>lt;sup>4</sup> All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t<sub>PC</sub> equals 4 × T<sub>C</sub> for read-after-read or write-after-write sequences).

<sup>5</sup> BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of page-access.

<sup>6</sup> RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t<sub>OFF</sub> and not t<sub>GZ</sub>.

Table 3-12 DRAM Page Mode Timings, Four Wait States<sup>1, 2, 3</sup> (continued)

No.	Characteristics	Symbol	Expression <sup>4</sup>	Min	Max	Unit
140	Column address valid to CAS assertion	t <sub>ASC</sub>	T <sub>C</sub> – 4.0	4.3	_	ns
141	CAS assertion to column address not valid	t <sub>CAH</sub>	$3.5 \times T_C - 4.0$	25.2	_	ns
142	Last column address valid to RAS deassertion	t <sub>RAL</sub>	$5 \times T_C - 4.0$	37.7		ns
143	WR deassertion to CAS assertion	t <sub>RCS</sub>	$1.25\times T_C-4.0$	6.4		ns
144	CAS deassertion to WR assertion	t <sub>RCH</sub>	$1.25\times T_{C}-4.0$	6.4		ns
145	CAS assertion to WR deassertion	t <sub>WCH</sub>	$3.25\times T_C-4.2$	22.9		ns
146	WR assertion pulse width	t <sub>WP</sub>	$4.5\times T_C-4.5$	33.0		ns
147	Last WR assertion to RAS deassertion	t <sub>RWL</sub>	$4.75\times T_C-4.3$	35.3	_	ns
148	WR assertion to CAS deassertion	t <sub>CWL</sub>	$3.75\times T_C-4.3$	26.9		ns
149	Data valid to CAS assertion (write)	t <sub>DS</sub>	$0.5\times T_C-4.0$	0.2		ns
150	CAS assertion to data not valid (write)	t <sub>DH</sub>	$3.5 \times T_C - 4.0$	25.2	_	ns
151	WR assertion to CAS assertion	t <sub>WCS</sub>	$1.25\times T_C-4.3$	6.1		ns
152	Last RD assertion to RAS deassertion	t <sub>ROH</sub>	$4.5\times T_C-4.0$	33.5		ns
153	RD assertion to data valid	t <sub>GA</sub>	$3.25\times T_C-7.0$	_	20.1	ns
154	RD deassertion to data not valid <sup>6</sup>	t <sub>GZ</sub>		0.0	_	ns
155	WR assertion to data active		$0.75\times T_C-0.3$	5.9	_	ns
156	WR deassertion to data high impedance		0.25 × T <sub>C</sub>		2.1	ns

The number of wait states for Page mode access is specified in the DCR.

<sup>&</sup>lt;sup>2</sup> The refresh period is specified in the DCR.

<sup>&</sup>lt;sup>3</sup> The asynchronous delays specified in the expressions are valid for DSP56366.

<sup>&</sup>lt;sup>4</sup> All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t<sub>PC</sub> equals 3 × T<sub>C</sub> for read-after-read or write-after-write sequences).

<sup>&</sup>lt;sup>5</sup> BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access.

 $<sup>^{6}</sup>$   $\overline{\text{RD}}$  deassertion will always occur after  $\overline{\text{CAS}}$  deassertion; therefore, the restricted timing is  $t_{\text{OFF}}$  and not  $t_{\text{GZ}}$ .




Figure 3-12 DRAM Page Mode Write Accesses




Figure 3-13 DRAM Page Mode Read Accesses




Figure 3-14 DRAM Out-of-Page Wait States Selection Guide

Table 3-13 DRAM Out-of-Page and Refresh Timings, Four Wait States 1, 2

No.	Characteristics <sup>3</sup>	Symbol	Expression	20 N	1Hz <sup>4</sup>	30 N	lHz <sup>4</sup>	Unit
NO.	Characteristics	Symbol	Lapression	Min	Max	Min	Max	Onne
157	Random read or write cycle time	t <sub>RC</sub>	5 × T <sub>C</sub>	250.0	_	166.7	_	ns
158	RAS assertion to data valid (read)	t <sub>RAC</sub>	$2.75\times T_C - 7.5$	_	130.0	_	84.2	ns
159	CAS assertion to data valid (read)	t <sub>CAC</sub>	$1.25\times T_C - 7.5$	_	55.0	_	34.2	ns
160	Column address valid to data valid (read)	t <sub>AA</sub>	$1.5\times T_C - 7.5$	_	67.5	_	42.5	ns
161	CAS deassertion to data not valid (read hold time)	t <sub>OFF</sub>		0.0	_	0.0	_	ns
162	RAS deassertion to RAS assertion	t <sub>RP</sub>	$1.75 \times T_{\text{C}} - 4.0$	83.5	_	54.3	_	ns
163	RAS assertion pulse width	t <sub>RAS</sub>	$3.25 \times T_C - 4.0$	158.5	_	104.3	_	ns
164	CAS assertion to RAS deassertion	t <sub>RSH</sub>	$1.75 \times T_C - 4.0$	83.5	_	54.3	_	ns

Table 3-13 DRAM Out-of-Page and Refresh Timings, Four Wait States<sup>1, 2</sup> (continued)

Na	Charrantariation3	Cumhal		20 N	1Hz <sup>4</sup>	30 N	/IHz <sup>4</sup>	l lmia
No.	Characteristics <sup>3</sup>	Symbol	Expression	Min	Max	Min	Max	Unit
165	RAS assertion to CAS deassertion	t <sub>CSH</sub>	$2.75\times T_C-4.0$	133.5	_	87.7	_	ns
166	CAS assertion pulse width	t <sub>CAS</sub>	$1.25 \times T_{C} - 4.0$	58.5	_	37.7	_	ns
167	RAS assertion to CAS assertion	t <sub>RCD</sub>	$1.5 \times T_C \pm 2$	73.0	77.0	48.0	52.0	ns
168	RAS assertion to column address valid	t <sub>RAD</sub>	$1.25 \times T_C \pm 2$	60.5	64.5	39.7	43.7	ns
169	CAS deassertion to RAS assertion	t <sub>CRP</sub>	$2.25\times T_C-4.0$	108.5	_	71.0	_	ns
170	CAS deassertion pulse width	t <sub>CP</sub>	$1.75 \times T_{C} - 4.0$	83.5	_	54.3	_	ns
171	Row address valid to RAS assertion	t <sub>ASR</sub>	$1.75\times T_C-4.0$	83.5	_	54.3	_	ns
172	RAS assertion to row address not valid	t <sub>RAH</sub>	$1.25\times T_C-4.0$	58.5	_	37.7	_	ns
173	Column address valid to CAS assertion	t <sub>ASC</sub>	$0.25\times T_C-4.0$	8.5	_	4.3	_	ns
174	CAS assertion to column address not valid	t <sub>CAH</sub>	$1.75\times T_C-4.0$	83.5	_	54.3	_	ns
175	RAS assertion to column address not valid	t <sub>AR</sub>	$3.25\times T_C-4.0$	158.5	_	104.3	_	ns
176	Column address valid to RAS deassertion	t <sub>RAL</sub>	2 × T <sub>C</sub> – 4.0	96.0	_	62.7	_	ns
177	WR deassertion to CAS assertion	t <sub>RCS</sub>	$1.5 \times T_C - 3.8$	71.2	_	46.2	_	ns
178	CAS deassertion to WR assertion	t <sub>RCH</sub>	$0.75\times T_C - 3.7$	33.8	_	21.3	_	ns
179	RAS deassertion to WR assertion	t <sub>RRH</sub>	$0.25\times T_C-3.7$	8.8	_	4.6	_	ns
180	CAS assertion to WR deassertion	t <sub>WCH</sub>	1.5 × T <sub>C</sub> – 4.2	70.8	_	45.8	_	ns
181	RAS assertion to WR deassertion	t <sub>WCR</sub>	3 × T <sub>C</sub> – 4.2	145.8	_	95.8	_	ns
182	WR assertion pulse width	t <sub>WP</sub>	$4.5 \times T_C - 4.5$	220.5	_	145.5	_	ns
183	WR assertion to RAS deassertion	t <sub>RWL</sub>	$4.75\times T_C-4.3$	233.2	_	154.0	_	ns
184	WR assertion to CAS deassertion	t <sub>CWL</sub>	$4.25\times T_C-4.3$	208.2	_	137.4	_	ns
185	Data valid to CAS assertion (write)	t <sub>DS</sub>	$2.25\times T_C-4.0$	108.5	_	71.0	_	ns
186	CAS assertion to data not valid (write)	t <sub>DH</sub>	$1.75 \times T_{C} - 4.0$	83.5	_	54.3	_	ns
187	RAS assertion to data not valid (write)	t <sub>DHR</sub>	$3.25 \times T_C - 4.0$	158.5	_	104.3	_	ns
188	WR assertion to CAS assertion	t <sub>WCS</sub>	$3 \times T_C - 4.3$	145.7	_	95.7	_	ns
189	CAS assertion to RAS assertion (refresh)	t <sub>CSR</sub>	$0.5 \times T_C - 4.0$	21.0	_	12.7	_	ns
190	RAS deassertion to CAS assertion (refresh)	t <sub>RPC</sub>	$1.25\times T_C-4.0$	58.5		37.7	_	ns

Table 3-13 DRAM Out-of-Page and Refresh Timings, Four Wait States<sup>1, 2</sup> (continued)

No.	Characteristics <sup>3</sup>	Symbol	Expression	20 MHz <sup>4</sup>		30 MHz <sup>4</sup>		Unit
140.	Cital acteristics			Min	Max	Min	Max	Oilit
191	RD assertion to RAS deassertion	t <sub>ROH</sub>	$4.5\times T_C-4.0$	221.0	_	146.0	_	ns
192	RD assertion to data valid	t <sub>GA</sub>	$4 \times T_C - 7.5$		192.5		125.8	ns
193	RD deassertion to data not valid <sup>3</sup>	t <sub>GZ</sub>		0.0	_	0.0	_	ns
194	WR assertion to data active		$0.75\times T_C-0.3$	37.2	_	24.7	_	ns
195	WR deassertion to data high impedance		0.25 × T <sub>C</sub>	_	12.5	_	8.3	ns

<sup>&</sup>lt;sup>1</sup> The number of wait states for out of page access is specified in the DCR.

Table 3-14 DRAM Out-of-Page and Refresh Timings, Eight Wait States 1, 2

No.	Characteristics <sup>3</sup>	Symbol	Expression <sup>4</sup>	66 1	ИНz	80 1	ИНz	Unit
NO.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Oille
157	Random read or write cycle time	t <sub>RC</sub>	9 × T <sub>C</sub>	136.4	_	112.5	_	ns
158	RAS assertion to data valid (read)	t <sub>RAC</sub>	$4.75 \times T_{C} - 7.5$ $4.75 \times T_{C} - 6.5$	_ _	64.5 —	_ _	— 52.9	ns
159	CAS assertion to data valid (read)	t <sub>CAC</sub>	$2.25 \times T_C - 7.5$ $2.25 \times T_C - 6.5$	_ _	26.6 —	_ _	— 21.6	ns
160	Column address valid to data valid (read)	t <sub>AA</sub>	$3 \times T_C - 7.5$ $3 \times T_C - 6.5$	_ _	40.0 —	_	— 31.0	ns
161	CAS deassertion to data not valid (read hold time)	t <sub>OFF</sub>		0.0		0.0		ns
162	RAS deassertion to RAS assertion	t <sub>RP</sub>	$3.25\times T_C-4.0$	45.2		36.6		ns
163	RAS assertion pulse width	t <sub>RAS</sub>	$5.75\times T_C-4.0$	83.1	_	67.9	_	ns
164	CAS assertion to RAS deassertion	t <sub>RSH</sub>	$3.25\times T_C-4.0$	45.2	_	36.6	_	ns
165	RAS assertion to CAS deassertion	t <sub>CSH</sub>	$4.75\times T_C-4.0$	68.0	_	55.5	_	ns
166	CAS assertion pulse width	t <sub>CAS</sub>	$2.25\times T_C-4.0$	30.1	_	24.1	_	ns
167	RAS assertion to CAS assertion	t <sub>RCD</sub>	$2.5\times T_C\pm 2$	35.9	39.9	29.3	33.3	ns
168	RAS assertion to column address valid	t <sub>RAD</sub>	$1.75\times T_{C}\pm 2$	24.5	28.5	19.9	23.9	ns

 $<sup>^{2}\,</sup>$  The refresh period is specified in the DCR.

 $<sup>^3</sup>$  RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is  $t_{OFF}$  and not  $t_{GZ}$ .

<sup>&</sup>lt;sup>4</sup> Reduced DSP clock speed allows use of DRAM out-of-page access with four Wait states (See Figure 3-17.).

Table 3-14 DRAM Out-of-Page and Refresh Timings, Eight Wait States<sup>1, 2</sup> (continued)

No	Characteristics <sup>3</sup>	Symbol	Expression <sup>4</sup>	66 I	ИНz	1 08	ИНz	Unit
No.	Characteristics	Symbol	Expression	Min	Max	Min	Max	Onit
169	CAS deassertion to RAS assertion	t <sub>CRP</sub>	$4.25\times T_C-4.0$	59.8	_	49.1	_	ns
170	CAS deassertion pulse width	t <sub>CP</sub>	$2.75\times T_C-4.0$	37.7	_	30.4	_	ns
171	Row address valid to RAS assertion	t <sub>ASR</sub>	$3.25\times T_C-4.0$	45.2	_	36.6	_	ns
172	RAS assertion to row address not valid	t <sub>RAH</sub>	$1.75 \times T_C - 4.0$	22.5	_	17.9	_	ns
173	Column address valid to CAS assertion	t <sub>ASC</sub>	$0.75 \times T_C - 4.0$	7.4	_	5.4	_	ns
174	CAS assertion to column address not valid	t <sub>CAH</sub>	$3.25\times T_C-4.0$	45.2	_	36.6	_	ns
175	RAS assertion to column address not valid	t <sub>AR</sub>	$5.75\times T_C-4.0$	83.1	_	67.9	_	ns
176	Column address valid to RAS deassertion	t <sub>RAL</sub>	$4 \times T_C - 4.0$	56.6	_	46.0	_	ns
177	WR deassertion to CAS assertion	t <sub>RCS</sub>	$2 \times T_C - 3.8$	26.5	_	21.2	_	ns
178	CAS deassertion to WR <sup>5</sup> assertion	t <sub>RCH</sub>	$1.25\times T_C-3.7$	15.2	_	11.9	_	ns
179	RAS deassertion to WR <sup>5</sup> assertion	t <sub>RRH</sub>	$0.25 \times T_{C} - 3.7$	0.1	_	_	_	ns
			$0.25 \times T_{C} - 3.0$	_	_	0.1		
180	CAS assertion to WR deassertion	twch	$3 \times T_C - 4.2$	41.3	_	33.3	_	ns
181	RAS assertion to WR deassertion	t <sub>WCR</sub>	$5.5 \times T_C - 4.2$	79.1	_	64.6	_	ns
182	WR assertion pulse width	t <sub>WP</sub>	$8.5 \times T_C - 4.5$	124.3	_	101.8	-	ns
183	WR assertion to RAS deassertion	t <sub>RWL</sub>	$8.75\times T_C-4.3$	128.3	_	105.1	-	ns
184	WR assertion to CAS deassertion	t <sub>CWL</sub>	$7.75 \times T_C - 4.3$	113.1	_	92.6	_	ns
185	Data valid to CAS assertion (write)	t <sub>DS</sub>	$4.75\times T_C-4.0$	68.0	_	55.4	-	ns
186	CAS assertion to data not valid (write)	t <sub>DH</sub>	$3.25\times T_C-4.0$	45.2	_	36.6	-	ns
187	RAS assertion to data not valid (write)	t <sub>DHR</sub>	$5.75\times T_C-4.0$	83.1	_	67.9	_	ns
188	WR assertion to CAS assertion	t <sub>WCS</sub>	$5.5 \times T_C - 4.3$	79.0	_	64.5	_	ns
189	CAS assertion to RAS assertion (refresh)	t <sub>CSR</sub>	$1.5\times T_C-4.0$	18.7	_	14.8	_	ns
190	RAS deassertion to CAS assertion (refresh)	t <sub>RPC</sub>	$1.75 \times T_{C} - 4.0$	22.5	_	17.9	_	ns
191	RD assertion to RAS deassertion	t <sub>ROH</sub>	$8.5 \times T_C - 4.0$	124.8	_	102.3	_	ns
192	RD assertion to data valid	t <sub>GA</sub>	$7.5 \times T_{C} - 7.5$ $7.5 \times T_{C} - 6.5$	_ _	106.1 —	_ _	— 87.3	ns

Table 3-14 DRAM Out-of-Page and Refresh Timings, Eight Wait States<sup>1, 2</sup> (continued)

No.	Characteristics <sup>3</sup>	Symbol	Expression <sup>4</sup>	66 MHz		80 MHz		Unit
140.			Lxpression	Min	Max	Min	Max	
193	RD deassertion to data not valid <sup>4</sup>	t <sub>GZ</sub>	0.0	0.0	_	0.0	_	ns
194	WR assertion to data active		$0.75 \times T_C - 0.3$	11.1		9.1	_	ns
195	WR deassertion to data high impedance		$0.25 \times T_C$	_	3.8	_	3.1	ns

<sup>&</sup>lt;sup>1</sup> The number of wait states for out-of-page access is specified in the DCR.

Table 3-15 DRAM Out-of-Page and Refresh Timings, Eleven Wait States 1, 2

No.	Characteristics <sup>3</sup>	Symbol	Expression <sup>4</sup>	Min	Max	Unit
157	Random read or write cycle time	t <sub>RC</sub>	12 × T <sub>C</sub>	120.0	_	ns
158	RAS assertion to data valid (read)	t <sub>RAC</sub>	$6.25 \times T_{C} - 7.0$	_	55.5	ns
159	CAS assertion to data valid (read)	t <sub>CAC</sub>	$3.75\times T_C-7.0$	_	30.5	ns
160	Column address valid to data valid (read)	t <sub>AA</sub>	$4.5\times T_{C}-7.0$	_	38.0	ns
161	CAS deassertion to data not valid (read hold time)	t <sub>OFF</sub>		0.0	_	ns
162	RAS deassertion to RAS assertion	t <sub>RP</sub>	$4.25\times T_C-4.0$	38.5	_	ns
163	RAS assertion pulse width	t <sub>RAS</sub>	$7.75 \times T_{C} - 4.0$	73.5	_	ns
164	CAS assertion to RAS deassertion	t <sub>RSH</sub>	$5.25 \times T_C - 4.0$	48.5	_	ns
165	RAS assertion to CAS deassertion	t <sub>CSH</sub>	$6.25 \times T_{C} - 4.0$	58.5	_	ns
166	CAS assertion pulse width	t <sub>CAS</sub>	$3.75 \times T_C - 4.0$	33.5	_	ns
167	RAS assertion to CAS assertion	t <sub>RCD</sub>	$2.5 \times T_C \pm 4.0$	21.0	29.0	ns
168	RAS assertion to column address valid	t <sub>RAD</sub>	$1.75 \times T_{\text{C}} \pm 4.0$	13.5	21.5	ns
169	CAS deassertion to RAS assertion	t <sub>CRP</sub>	$5.75 \times T_{C} - 4.0$	53.5	_	ns
170	CAS deassertion pulse width	t <sub>CP</sub>	$4.25\times T_C-4.0$	38.5	_	ns
171	Row address valid to RAS assertion	t <sub>ASR</sub>	$4.25 \times T_C - 4.0$	38.5	_	ns
172	RAS assertion to row address not valid	t <sub>RAH</sub>	1.75 × T <sub>C</sub> – 4.0	13.5	_	ns
173	Column address valid to CAS assertion	t <sub>ASC</sub>	$0.75 \times T_{C} - 4.0$	3.5	_	ns

<sup>&</sup>lt;sup>2</sup> The refresh period is specified in the DCR.

 $<sup>^{3}</sup>$   $\overline{\text{RD}}$  deassertion will always occur after  $\overline{\text{CAS}}$  deassertion; therefore, the restricted timing is  $t_{\text{OFF}}$  and not  $t_{\text{GZ}}$ .

<sup>&</sup>lt;sup>4</sup> The asynchronous delays specified in the expressions are valid for DSP56366.

<sup>&</sup>lt;sup>5</sup> Either t<sub>BCH</sub> or t<sub>BBH</sub> must be satisfied for read cycles.

Table 3-15 DRAM Out-of-Page and Refresh Timings, Eleven Wait States<sup>1, 2</sup> (continued)

No.	Characteristics <sup>3</sup>	Symbol	Expression <sup>4</sup>	Min	Max	Unit
174	CAS assertion to column address not valid	t <sub>CAH</sub>	5.25 × T <sub>C</sub> – 4.0	48.5	_	ns
175	RAS assertion to column address not valid	t <sub>AR</sub>	$7.75 \times T_{C} - 4.0$	73.5	_	ns
176	Column address valid to RAS deassertion	t <sub>RAL</sub>	6 × T <sub>C</sub> – 4.0	56.0	_	ns
177	WR deassertion to CAS assertion	t <sub>RCS</sub>	$3.0 \times T_C - 4.0$	26.0	_	ns
178	CAS deassertion to WR <sup>5</sup> assertion	t <sub>RCH</sub>	1.75 × T <sub>C</sub> – 4.0	13.5	_	ns
179	RAS deassertion to WR <sup>5</sup> assertion	t <sub>RRH</sub>	$0.25 \times T_{C} - 2.0$	0.5	_	ns
180	CAS assertion to WR deassertion	twch	5 × T <sub>C</sub> – 4.2	45.8	_	ns
181	RAS assertion to WR deassertion	t <sub>WCR</sub>	7.5 × T <sub>C</sub> – 4.2	70.8	_	ns
182	WR assertion pulse width	t <sub>WP</sub>	11.5 × T <sub>C</sub> – 4.5	110.5	_	ns
183	WR assertion to RAS deassertion	t <sub>RWL</sub>	11.75 × T <sub>C</sub> – 4.3	113.2	_	ns
184	WR assertion to CAS deassertion	t <sub>CWL</sub>	$10.25 \times T_C - 4.3$	103.2	_	ns
185	Data valid to CAS assertion (write)	t <sub>DS</sub>	5.75 × T <sub>C</sub> – 4.0	53.5	_	ns
186	CAS assertion to data not valid (write)	t <sub>DH</sub>	5.25 × T <sub>C</sub> – 4.0	48.5	_	ns
187	RAS assertion to data not valid (write)	t <sub>DHR</sub>	$7.75 \times T_{C} - 4.0$	73.5	_	ns
188	WR assertion to CAS assertion	t <sub>WCS</sub>	$6.5 \times T_C - 4.3$	60.7	_	ns
189	CAS assertion to RAS assertion (refresh)	t <sub>CSR</sub>	1.5 × T <sub>C</sub> – 4.0	11.0	_	ns
190	RAS deassertion to CAS assertion (refresh)	t <sub>RPC</sub>	$2.75 \times T_{C} - 4.0$	23.5	_	ns
191	RD assertion to RAS deassertion	t <sub>ROH</sub>	11.5 × T <sub>C</sub> – 4.0	111.0	_	ns
192	RD assertion to data valid	t <sub>GA</sub>	10 × T <sub>C</sub> – 7.0	_	93.0	ns
193	RD deassertion to data not valid <sup>3</sup>	t <sub>GZ</sub>		0.0	_	ns
194	WR assertion to data active		$0.75 \times T_{C} - 0.3$	7.2	_	ns
195	WR deassertion to data high impedance		0.25 × T <sub>C</sub>	_	2.5	ns

<sup>&</sup>lt;sup>1</sup> The number of wait states for out-of-page access is specified in the DCR.

<sup>&</sup>lt;sup>2</sup> The refresh period is specified in the DCR.

 $<sup>^3</sup>$  RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is  $t_{OFF}$  and not  $t_{GZ}$ .

<sup>&</sup>lt;sup>4</sup> The asynchronous delays specified in the expressions are valid for DSP56366.

 $<sup>^{\</sup>rm 5}~$  Either  $\rm t_{RCH}$  or  $\rm t_{RRH}$  must be satisfied for read cycles.

Table 3-16 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States 1, 2

No.	Characteristics <sup>3</sup>	Symbol	Expression	Min	Max	Unit
157	Random read or write cycle time	t <sub>RC</sub>	16 × T <sub>C</sub>	133.3	_	ns
158	RAS assertion to data valid (read)	t <sub>RAC</sub>	8.25 × T <sub>C</sub> – 5.7	_	63.0	ns
159	CAS assertion to data valid (read)	t <sub>CAC</sub>	$4.75 \times T_{C} - 5.7$	_	33.9	ns
160	Column address valid to data valid (read)	t <sub>AA</sub>	$5.5 \times T_{C} - 5.7$	_	40.1	ns
161	CAS deassertion to data not valid (read hold time)	t <sub>OFF</sub>	0.0	0.0	_	ns
162	RAS deassertion to RAS assertion	t <sub>RP</sub>	$6.25 \times T_{C} - 4.0$	48.1	_	ns
163	RAS assertion pulse width	t <sub>RAS</sub>	$9.75 \times T_{C} - 4.0$	77.2	_	ns
164	CAS assertion to RAS deassertion	t <sub>RSH</sub>	$6.25 \times T_{C} - 4.0$	48.1	_	ns
165	RAS assertion to CAS deassertion	t <sub>CSH</sub>	$8.25 \times T_{C} - 4.0$	64.7	_	ns
166	CAS assertion pulse width	t <sub>CAS</sub>	$4.75\times T_{C}-4.0$	35.6	_	ns
167	RAS assertion to CAS assertion	t <sub>RCD</sub>	$3.5 \times T_C \pm 2$	27.2	31.2	ns
168	RAS assertion to column address valid	t <sub>RAD</sub>	$2.75\times T_{\hbox{\scriptsize C}}\pm 2$	20.9	24.9	ns
169	CAS deassertion to RAS assertion	t <sub>CRP</sub>	$7.75 \times T_{C} - 4.0$	60.6	_	ns
170	CAS deassertion pulse width	t <sub>CP</sub>	$6.25 \times T_{C} - 4.0$	48.1	_	ns
171	Row address valid to RAS assertion	t <sub>ASR</sub>	$6.25 \times T_{C} - 4.0$	48.1	_	ns
172	RAS assertion to row address not valid	t <sub>RAH</sub>	$2.75 \times T_{C} - 4.0$	18.9	_	ns
173	Column address valid to CAS assertion	t <sub>ASC</sub>	$0.75 \times T_{C} - 4.0$	2.2	_	ns
174	CAS assertion to column address not valid	t <sub>CAH</sub>	$6.25 \times T_{C} - 4.0$	48.1	_	ns
175	RAS assertion to column address not valid	t <sub>AR</sub>	$9.75 \times T_{C} - 4.0$	77.2	_	ns
176	Column address valid to RAS deassertion	t <sub>RAL</sub>	$7 \times T_C - 4.0$	54.3	_	ns
177	WR deassertion to CAS assertion	t <sub>RCS</sub>	$5 \times T_C - 3.8$	37.9	_	ns
178	CAS deassertion to WR <sup>4</sup> assertion	t <sub>RCH</sub>	$1.75 \times T_{C} - 3.7$	10.9	_	ns
179	RAS deassertion to WR <sup>5</sup> assertion	t <sub>RRH</sub>	$0.25 \times T_{C} - 2.0$	0.1	_	ns
180	CAS assertion to WR deassertion	t <sub>WCH</sub>	6 × T <sub>C</sub> – 4.2	45.8	_	ns
181	RAS assertion to WR deassertion	t <sub>WCR</sub>	$9.5 \times T_C - 4.2$	75.0	_	ns
182	WR assertion pulse width	t <sub>WP</sub>	15.5 × T <sub>C</sub> – 4.5	124.7	_	ns
183	WR assertion to RAS deassertion	t <sub>RWL</sub>	15.75 × T <sub>C</sub> – 4.3	126.9	_	ns

Table 3-16 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States<sup>1, 2</sup> (continued)

No.	Characteristics <sup>3</sup>	Symbol	Expression	Min	Max	Unit
184	WR assertion to CAS deassertion	t <sub>CWL</sub>	14.25 × T <sub>C</sub> – 4.3	114.4	_	ns
185	Data valid to CAS assertion (write)	t <sub>DS</sub>	$8.75 \times T_{C} - 4.0$	68.9	_	ns
186	CAS assertion to data not valid (write)	t <sub>DH</sub>	$6.25 \times T_{C} - 4.0$	48.1	_	ns
187	RAS assertion to data not valid (write)	t <sub>DHR</sub>	$9.75 \times T_{C} - 4.0$	77.2	_	ns
188	WR assertion to CAS assertion	t <sub>wcs</sub>	$9.5 \times T_C - 4.3$	74.9	_	ns
189	CAS assertion to RAS assertion (refresh)	t <sub>CSR</sub>	$1.5 \times T_C - 4.0$	8.5	_	ns
190	RAS deassertion to CAS assertion (refresh)	t <sub>RPC</sub>	$4.75 \times T_{C} - 4.0$	35.6	_	ns
191	RD assertion to RAS deassertion	t <sub>ROH</sub>	15.5 × T <sub>C</sub> – 4.0	125.2	_	ns
192	RD assertion to data valid	t <sub>GA</sub>	14 × T <sub>C</sub> – 5.7	_	111.0	ns
193	RD deassertion to data not valid <sup>3</sup>	t <sub>GZ</sub>		0.0	_	ns
194	WR assertion to data active		$0.75 \times T_C - 0.3$	5.9	_	ns
195	WR deassertion to data high impedance		0.25 × T <sub>C</sub>	_	2.1	ns

<sup>&</sup>lt;sup>1</sup> The number of wait states for out-of-page access is specified in the DCR.

 $<sup>^{2}\,</sup>$  The refresh period is specified in the DCR.

 $<sup>^3</sup>$   $\overline{\text{RD}}$  deassertion will always occur after  $\overline{\text{CAS}}$  deassertion; therefore, the restricted timing is  $t_{\text{OFF}}$  and not  $t_{\text{GZ}}$ .

 $<sup>^{4}</sup>$  Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for read cycles.




Figure 3-15 DRAM Out-of-Page Read Access




Figure 3-16 DRAM Out-of-Page Write Access




Figure 3-17 DRAM Refresh Access

### 3.10.3 Arbitration Timings

Table 3-17 Asynchronous Bus Arbitration timing

No.	Characteristics	Expression	120	Unit	
NO.	Cital acteristics	Characteristics	Min	Max	Oilit
250	BB assertion window from BG input negation.	2 .5* Tc + 5	_	25.8	ns
251	Delay from BB assertion to BG assertion	2 * Tc + 5	21.7	_	ns

#### Notes:

- 1. Bit 13 in the OMR register must be set to enter Asynchronous Arbitration mode
- 2. If Asynchronous Arbitration mode is active, none of the timings in Table 3-17 is required.
- 3. In order to guarantee timings 250, and 251, it is recommended to assert  $\overline{BG}$  inputs to different 56300 devices (on the same bus) in a non overlap manner as shown in Figure 3-18.




Figure 3-18 Asynchronous Bus Arbitration Timing




Figure 3-19 Asynchronous Bus Arbitration Timing

Background explanation for Asynchronous Bus Arbitration:

The asynchronous bus arbitration is enabled by internal synchronization circuits on  $\overline{BG}$  and  $\overline{BB}$  inputs. These synchronization circuits add delay from the external signal until it is exposed to internal logic. As a result of this delay, a 56300 part may assume mastership and assert  $\overline{BB}$  for some time after  $\overline{BG}$  is negated. This is the reason for timing 250.

Once BB is asserted, there is a synchronization delay from  $\overline{BB}$  assertion to the time this assertion is exposed to other 56300 components which are potential masters on the same bus. If  $\overline{BG}$  input is asserted before that time, a situation of  $\overline{BG}$  asserted, and  $\overline{BB}$  negated, may cause another 56300 component to assume mastership at the same time. Therefore some non-overlap period between one  $\overline{BG}$  input active to another  $\overline{BG}$  input active is required. Timing 251 ensures that such a situation is avoided.

3-36 Freescale Semiconductor

# 3.11 Parallel Host Interface (HDI08) Timing

Table 3-18 Host Interface (HDI08) Timing<sup>1, 2</sup>

No.	Characteristics <sup>3</sup>	Expression	120	MHz	Unit
NO.	Characteristics	Expression	Min	Max	Offic
317	Read data strobe assertion width <sup>4</sup> HACK read assertion width	T <sub>C</sub> + 9.9	18.3		ns
318	Read data strobe deassertion width <sup>4</sup> HACK read deassertion width	1	9.9	1	ns
319	Read data strobe deassertion width <sup>4</sup> after "Last Data Register" reads <sup>5,6</sup> , or between two consecutive CVR, ICR, or ISR reads <sup>7</sup> HACK deassertion width after "Last Data Register" reads <sup>5,6</sup>	$2.5 \times T_{C} + 6.6$	27.4		ns
320	Write data strobe assertion width <sup>8</sup> HACK write assertion width	_	13.2	ı	ns
321	Write data strobe deassertion width <sup>8</sup> HACK write deassertion width  • after ICR, CVR and "Last Data Register" writes <sup>5</sup> • after IVR writes, or  • after TXH:TXM writes (with HBE=0), or  • after TXL:TXM writes (with HBE=1)	$2.5 \times T_C + 6.6$	27.4	1 1	ns
322	HAS assertion width	_	9.9		ns
323	HAS deassertion to data strobe assertion <sup>9</sup>	_	0.0	_	ns
324	Host data input setup time before write data strobe deassertion <sup>8</sup> Host data input setup time before HACK write deassertion	_	9.9		ns
325	Host data input hold time after write data strobe deassertion <sup>8</sup> Host data input hold time after HACK write deassertion	_	3.3	1	ns
326	Read data strobe assertion to output data active from high impedance <sup>4</sup> HACK read assertion to output data active from high impedance	_	3.3	1	ns
327	Read data strobe assertion to output data valid HACK read assertion to output data valid	_		24.2	ns
328	Read data strobe deassertion to output data high impedance <sup>4</sup> HACK read deassertion to output data high impedance	-		9.9	ns
329	Output data hold time after read data strobe deassertion <sup>4</sup> Output data hold time after HACK read deassertion	_	3.3		ns
330	HCS assertion to read data strobe deassertion <sup>4</sup>	T <sub>C</sub> +9.9	18.2	_	ns
331	HCS assertion to write data strobe deassertion <sup>8</sup>	_	9.9	_	ns
332	HCS assertion to output data valid	_	-	19.1	ns

Table 3-18 Host Interface (HDI08) Timing<sup>1, 2</sup> (continued)

No.	Characteristics <sup>3</sup>	Everencies	120 MHz		Heit
	Characteristics	Expression	Min	Max	Unit
333	HCS hold time after data strobe deassertion9	_	0.0	_	ns
334	Address (AD7–AD0) setup time before HAS deassertion (HMUX=1)	_	4.7	_	ns
335	Address (AD7–AD0) hold time after HAS deassertion (HMUX=1)	_	3.3	_	ns
336	A10-A8 (HMUX=1), A2-A0 (HMUX=0), HR/W setup time before data strobe assertion <sup>9</sup>	_	0	_	ns
	Read				
	• Write		4.7	_	
337	A10-A8 (HMUX=1), A2-A0 (HMUX=0), HR/W hold time after data strobe deassertion <sup>9</sup>	_	3.3		ns
338	Delay from read data strobe deassertion to host request assertion for "Last Data Register" read <sup>4, 5, 10</sup>		8.3	_	ns
339	Delay from write data strobe deassertion to host request assertion for "Last Data Register" write <sup>5, 8, 10</sup>	2×T <sub>C</sub>	16.7	_	ns
340	Delay from data strobe assertion to host request deassertion for "Last Data Register" read or write $(HROD=0)^{5, 9, 10}$	_	_	19.1	ns
341	Delay from data strobe assertion to host request deassertion for "Last Data Register" read or write (HROD = 1, open drain Host Request) <sup>5, 9, 10, 11</sup>			300.0	ns
342	Delay from DMA HACK deassertion to HOREQ assertion				ns
	For "Last Data Register" read <sup>5</sup>	2 × T <sub>C</sub> + 19.1	35.8	_	
	For "Last Data Register" write <sup>5</sup>	1.5 × T <sub>C</sub> + 19.1	31.6	_	
	For other cases		0.0	_	
343	Delay from DMA HACK assertion to HOREQ deassertion  • HROD = 0 <sup>5</sup>	_	_	20.2	ns
344	Delay from DMA HACK assertion to HOREQ deassertion for "Last Data Register" read or write  • HROD = 1, open drain Host Request <sup>5, 11</sup>	_	_	300.0	ns

<sup>&</sup>lt;sup>1</sup> See Host Port Usage Considerations in the DSP56366 User's Manual.

<sup>&</sup>lt;sup>2</sup> In the timing diagrams below, the controls pins are drawn as active low. The pin polarity is programmable.

 $<sup>^{3}</sup>$  V<sub>CC</sub> = 3.3 V ± 0.16 V; T<sub>J</sub> = -40°C to +110°C, C<sub>L</sub> = 50 pF

<sup>&</sup>lt;sup>4</sup> The read data strobe is HRD in the dual data strobe mode and HDS in the single data strobe mode.

<sup>&</sup>lt;sup>5</sup> The "last data register" is the register at address \$7, which is the last location to be read or written in data transfers.

<sup>&</sup>lt;sup>6</sup> This timing is applicable only if a read from the "last data register" is followed by a read from the RXL, RXM, or RXH registers without first polling RXDF or HREQ bits, or waiting for the assertion of the HOREQ signal.

<sup>&</sup>lt;sup>7</sup> This timing is applicable only if two consecutive reads from one of these registers are executed.

<sup>&</sup>lt;sup>8</sup> The write data strobe is HWR in the dual data strobe mode and HDS in the single data strobe mode.

The data strobe is host read (HRD) or host write (HWR) in the dual data strobe mode and host data strobe (HDS) in the single data strobe mode.

<sup>&</sup>lt;sup>10</sup> The host request is HOREQ in the single host request mode and HRRQ and HTRQ in the double host request mode.

<sup>&</sup>lt;sup>11</sup> In this calculation, the host request signal is pulled up by a 4.7 k $\Omega$  resistor in the open-drain mode.




Figure 3-20 Host Interrupt Vector Register (IVR) Read Timing Diagram




Figure 3-21 Read Timing Diagram, Non-Multiplexed Bus




Figure 3-22 Write Timing Diagram, Non-Multiplexed Bus




Figure 3-23 Read Timing Diagram, Multiplexed Bus




Figure 3-24 Write Timing Diagram, Multiplexed Bus




Figure 3-25 Host DMA Write Timing Diagram

3-42 Freescale Semiconductor




Figure 3-26 Host DMA Read Timing Diagram

# 3.12 Serial Host Interface SPI Protocol Timing

Table 3-19 Serial Host Interface SPI Protocol Timing

No.	Characteristics <sup>1</sup>	Mode	Filter Mode	Expression	Min	Max	Unit
140	Tolerable spike width on clock or data in	_	Bypassed	_	_	0	ns
			Narrow	_	_	50	ns
			Wide	_	_	100	ns
141	Minimum serial clock cycle = t <sub>SPICC</sub> (min)	Master	Bypassed	6×T <sub>C</sub> +46	96	_	ns
			Narrow	6×T <sub>C</sub> +152	202	_	ns
			Wide	6×T <sub>C</sub> +223	273	_	ns
142	Serial clock high period	Master	Bypassed	0.5×t <sub>SPICC</sub> -10	38	_	ns
			Narrow	0.5×t <sub>SPICC</sub> -10	91	_	ns
			Wide	0.5×t <sub>SPICC</sub> −10	126.5	_	ns
		Slave	Bypassed	2.5×T <sub>C</sub> +12	32.8	_	ns
			Narrow	2.5×T <sub>C</sub> +102	122.8	_	ns
			Wide	2.5×T <sub>C</sub> +189	209.8	_	ns

Table 3-19 Serial Host Interface SPI Protocol Timing (continued)

No.	Characteristics <sup>1</sup>	Mode	Filter Mode	Expression	Min	Max	Unit
143	Serial clock low period	Master	Bypassed	0.5×t <sub>SPICC</sub> -10	38	_	ns
			Narrow	0.5×t <sub>SPICC</sub> −10	91	_	ns
			Wide	0.5×t <sub>SPICC</sub> −10	126.5	_	ns
		Slave	Bypassed	2.5×T <sub>C</sub> +12	32.8	_	ns
			Narrow	2.5×T <sub>C</sub> +102	122.8	_	ns
			Wide	2.5×T <sub>C</sub> +189	209.8	_	ns
144	Serial clock rise/fall time	Master	_	_	_	10	ns
		Slave	_	_	_	2000	ns
146	SS assertion to first SCK edge CPHA = 0	Slave	Bypassed	3.5×T <sub>C</sub> +15	44.2	_	ns
			Narrow	0	0	_	ns
			Wide	0	0	_	ns
	CPHA = 1	Slave	Bypassed	10	10	_	ns
			Narrow	0	0	_	ns
			Wide	0	0	_	ns
147	Last SCK edge to SS not asserted	Slave	Bypassed	12	12	_	ns
			Narrow	102	102	_	ns
			Wide	189	189	_	ns
148	Data input valid to SCK edge (data input set-up time)	Master/Slave	Bypassed	0	0	_	ns
			Narrow	MAX{(20-T <sub>C</sub> ), 0}	11.7	_	ns
			Wide	MAX{(40-T <sub>C</sub> ), 0}	31.7	_	ns
149	SCK last sampling edge to data input not valid	Master/Slave	Bypassed	2.5×T <sub>C</sub> +10	30.8	_	ns
			Narrow	2.5×T <sub>C</sub> +30	50.8	_	ns
			Wide	2.5×T <sub>C</sub> +50	70.8	_	ns
150	SS assertion to data out active	Slave	_	2	2	_	ns
151	SS deassertion to data high impedance <sup>2</sup>	Slave	_	9		9	ns

Table 3-19 Serial Host Interface SPI Protocol Timing (continued)

No.	Characteristics <sup>1</sup>	Mode	Filter Mode	Expression	Min	Max	Unit
152	SCK edge to data out valid (data out delay time)	Master/Slave	Bypassed	2×T <sub>C</sub> +33	_	49.7	ns
			Narrow	2×T <sub>C</sub> +123	_	139.7	ns
			Wide	2×T <sub>C</sub> +210	_	226.7	ns
153	SCK edge to data out not valid (data out hold time)	Master/Slave	Bypassed	T <sub>C</sub> +5	13.3	_	ns
			Narrow	T <sub>C</sub> +55	63.3	_	ns
			Wide	T <sub>C</sub> +106	114.3	_	ns
154	SS assertion to data out valid (CPHA = 0)	Slave	_	T <sub>C</sub> +33	_	41.3	ns
157	First SCK sampling edge to HREQ output deassertion	Slave	Bypassed	2.5×T <sub>C</sub> +30	_	50.8	ns
			Narrow	2.5×T <sub>C</sub> +120	_	140.8	ns
			Wide	2.5×T <sub>C</sub> +217	_	237.8	ns
158	Last SCK sampling edge to HREQ output not deasserted (CPHA = 1)	Slave	Bypassed	2.5×T <sub>C</sub> +30	50.8	_	ns
			Narrow	2.5×T <sub>C</sub> +80	100.8	_	ns
			Wide	2.5×T <sub>C</sub> +136	156.8	_	ns
159	SS deassertion to HREQ output not deasserted (CPHA = 0)	Slave	_	2.5×T <sub>C</sub> +30	50.8	_	ns
160	SS deassertion pulse width (CPHA = 0)	Slave	_	T <sub>C</sub> +6	14.3	_	ns
161	HREQ in assertion to first SCK edge	dge Master	Bypassed	$0.5 \times t_{SPICC} + 2.5 \times T_{C} + 43$	111.8	_	ns
			Narrow	0.5 ×t <sub>SPICC</sub> + 2.5×T <sub>C</sub> +43	164.8	_	ns
			Wide	0.5 ×t <sub>SPICC</sub> + 2.5×T <sub>C</sub> +43	200.3	_	ns
162	HREQ in deassertion to last SCK sampling edge (HREQ in set-up time) (CPHA = 1)	Master	_	0	0	_	ns
163	First SCK edge to HREQ in not asserted (HREQ in hold time)	Master	_	0	0	_	ns

 $<sup>^{1}</sup>$  V<sub>CC</sub> = 3.16 V ± 0.16 V; T<sub>J</sub> =  $-40^{\circ}$ C to +110°C, C<sub>L</sub> = 50 pF  $^{2}$  Periodically sampled, not 100% tested




Figure 3-27 SPI Master Timing (CPHA = 0)




Figure 3-28 SPI Master Timing (CPHA = 1)




Figure 3-29 SPI Slave Timing (CPHA = 0)




Figure 3-30 SPI Slave Timing (CPHA = 1)

# 3.13 Serial Host Interface (SHI) I<sup>2</sup>C Protocol Timing

Table 3-20 SHI I<sup>2</sup>C Protocol Timing

No.	Characteristics <sup>1,2,3</sup>	Symbol/ Expression		dard de <sup>4</sup>	Fast Mode <sup>5</sup>		Unit
		Expression	Min	Max	Min	Max  0 50 100 400 — — — 300 300 — 0.9 — 0.9	
	Tolerable spike width on SCL or SDA						
	Filters bypassed	_	_	0	_	0	ns
	Narrow filters enabled		_	50	_	50	ns
	Wide filters enabled		_	100	_	100	ns
171	SCL clock frequency	F <sub>SCL</sub>	_	100	_	400	kHz
171	SCL clock cycle	T <sub>SCL</sub>	10	_	2.5	_	μS
172	Bus free time	T <sub>BUF</sub>	4.7	_	1.3	_	μS
173	Start condition set-up time	T <sub>SU;STA</sub>	4.7	_	0.6	_	μS
174	Start condition hold time	T <sub>HD;STA</sub>	4.0	_	0.6	_	μS
175	SCL low period	T <sub>LOW</sub>	4.7	_	1.3	_	μS
176	SCL high period	T <sub>HIGH</sub>	4.0	_	1.3	_	μS
177	SCL and SDA rise time	T <sub>R</sub>	_	1000	$20 + 0.1 \times C_{b}$	300	ns
178	SCL and SDA fall time	T <sub>F</sub>	_	300	20 + 0.1 × C <sub>b</sub>	300	ns
179	Data set-up time	T <sub>SU;DAT</sub>	250	_	100	_	ns
180	Data hold time	T <sub>HD;DAT</sub>	0.0	_	0.0	0.9	μS
181	DSP clock frequency	F <sub>DSP</sub>					MHz
	Filters bypassed		10.6	_	28.5	_	
	Narrow filters enabled		11.8	_	39.7	_	
	Wide filters enabled		13.1	_	61.0	_	
182	SCL low to data out valid	T <sub>VD;DAT</sub>	_	3.4	_	0.9	μS
183	Stop condition set-up time	T <sub>SU;STO</sub>	4.0	_	0.6	_	μS
184	HREQ in deassertion to last SCL edge (HREQ in set-up time)	<sup>t</sup> su;RQI	0.0	_	0.0	_	ns

Table 3-20 SHI I<sup>2</sup>C Protocol Timing (continued)

No.	Characteristics <sup>1,2,3</sup>	Symbol/ Expression		dard de <sup>4</sup>	Fast Mode <sup>5</sup>		Unit
		Lxpression	Min	Max	Min	Max	
186	First SCL sampling edge to HREQ output deassertion	T <sub>NG;RQO</sub>					ns
	Filters bypassed	2 × T <sub>C</sub> + 30	_	46.7	_	46.7	
	Narrow filters enabled	2 × T <sub>C</sub> + 120	_	136.7	_	136.7	
	Wide filters enabled	2 × T <sub>C</sub> + 208	_	224.7	_	224.7	
187	Last SCL edge to HREQ output not deasserted	T <sub>AS;RQO</sub>					ns
	Filters bypassed	2 × T <sub>C</sub> + 30	46.7	_	46.7	_	
	Narrow filters enabled	2 × T <sub>C</sub> + 80	96.7	_	96.7	_	
	Wide filters enabled	2 × T <sub>C</sub> + 135	151.6	_	151.6	_	
188	HREQ in assertion to first SCL edge	T <sub>AS;RQI</sub>					ns
	Filters bypassed	$0.5 \times T_{I}2_{CCP} - 0.5 \times T_{C} - 21$	4440	_	1041	_	
	Narrow filters enabled		4373	_	999	_	
	Wide filters enabled		4373	_	958	_	
189	First SCL edge to HREQ in not asserted (HREQ in hold time)	t <sub>HO;RQI</sub>	0.0	—	0.0	_	ns

## 3.13.1 Programming the Serial Clock

The programmed serial clock cycle,  $T_{I^2CCP}$ , is specified by the value of the HDM[7:0] and HRS bits of the HCKR (SHI clock control register).

The expression for  $T_{I^2CCP}$  is

$$T_{I^2CCP} = [T_C \times 2 \times (HDM[7:0] + 1) \times (7 \times (1 - HRS) + 1)]$$

where

HRS is the prescaler rate select bit. When HRS is cleared, the fixed divide-by-eight prescaler is operational. When HRS is set, the prescaler is bypassed.

HDM[7:0] are the divider modulus select bits. A divide ratio from 1 to 256 (HDM[7:0] = \$00 to \$FF) may be selected.

In I<sup>2</sup>C mode, the user may select a value for the programmed serial clock cycle from

$$6 \times T_C$$
 if HDM[7:0] = \$02 and HRS = 1

to

$$4096 \times T_C$$
 if HDM[7:0] = \$FF and HRS = 0

The programmed serial clock cycle ( $T_{I^2CCP}$ ), SCL rise time ( $T_R$ ), and the filters selected should be chosen in order to achieve the desired SCL serial clock cycle ( $T_{SCL}$ ), as shown in Table 3-21.

Table 3-21 SCL Serial Clock Cycle (T<sub>SCL</sub>) generated as Master

Filters bypassed	$T_{l^2CCP}$ + 2.5 × $T_C$ + 45ns + $T_R$
Narrow filters enabled	$T_{l^2CCP}$ + 2.5 × $T_C$ + 135ns + $T_R$
Wide filters enabled	$T_{I^2CCP}$ + 2.5 × $T_C$ + 223ns + $T_R$

#### **EXAMPLE**:

For DSP clock frequency of 120 MHz (i.e.  $T_C = 8.33$ ns), operating in a standard mode  $I^2C$  environment ( $F_{SCL} = 100$  kHz (i.e.  $T_{SCL} = 10\mu$ s),  $T_R = 1000$ ns), with wide filters enabled:

$$T_{I^2CCP} = 10\mu s - 2.5 \times 8.33 ns - 223 ns - 1000 ns = 8756 ns$$

Choosing HRS = 0 gives

$$HDM[7:0] = 8756ns/(2 \times 8.33ns \times 8) - 1 = 64.67$$

Thus the HDM[7:0] value should be programmed to \$41 (=65).

The resulting  $T_{I^2CCP}$  will be:

$$T_{I^{2}CCP} = [T_{C} \times 2 \times (HDM[7:0] + 1) \times (7 \times (1 - HRS) + 1)]$$

$$T_{I^{2}CCP} = [8.33 \text{ns} \times 2 \times (65 + 1) \times (7 \times (1 - 0) + 1)]$$

$$T_{I^{2}CCP} = [8.33 \text{ns} \times 2 \times 66 \times 8] = 8796.48 \text{ns}$$




Figure 3-31 I<sup>2</sup>C Timing

## 3.14 Enhanced Serial Audio Interface Timing

Table 3-22 Enhanced Serial Audio Interface Timing

430         Clock cycle <sup>5</sup> t <sub>SSICC</sub> 4 × T <sub>C</sub> 3 × T <sub>C</sub> 25.0 7 − 25.0	No.	Characteristics <sup>1, 2, 3</sup>	Symbol	Expression	Min	Max	Condition <sup>4</sup>	Unit
A31   Clock high period	430	Clock cycle <sup>5</sup>	t <sub>SSICC</sub>	· ·				ns
A31   Clock high period   For internal clock   For external clock   Fo				· ·		_	x ck	
For internal clock   For external clock   For internal clock   For internal clock   For internal clock   For external clock   For ex				TXC:max[3*tc; t454]	27.2	_	x ck	
For external clock	431	Clock high period	_					ns
A32   Clock low period   For internal clock   For external clock   For		For internal clock		$2 \times T_C - 10.0$	6.7	_		
For internal clock		For external clock		1.5 × T <sub>C</sub>	12.5	_		
For external clock	432	Clock low period	_					ns
A33   RXC rising edge to FSR out (bl) high		For internal clock		2 × T <sub>C</sub> - 10.0	6.7	_		
RXC rising edge to FSR out (bl) low		For external clock		1.5 × T <sub>C</sub>	12.5	_		
RXC rising edge to FSR out (bl) low	433	RXC rising edge to FSR out (bl) high	_	_	_	37.0	x ck	ns
A35   RXC rising edge to FSR out (wr) high <sup>6</sup>   —   —   —   —   —   —   —   —   —		( )			_	22.0	i ck a	
A35   RXC rising edge to FSR out (wr) high <sup>6</sup>   —   —   —   —   —   —   —   —   —	434	RXC rising edge to FSR out (bl) low	_	_		37.0	x ck	ns
RXC rising edge to FSR out (wr) low <sup>6</sup>					_			
RXC rising edge to FSR out (wr) low <sup>6</sup>	435	BXC rising edge to ESB out (wr) high <sup>6</sup>				39.0	y ck	ne
A36   RXC rising edge to FSR out (wr) low <sup>6</sup>   —   —   —   —   —   39.0   x ck   ns   i ck a     =   =   =   =   =   =   =   =   =	100				_			
RXC rising edge to FSR out (wl) high	126	DVC rising adds to ESP out (wr) low <sup>6</sup>				20.0	y ok	ne
437       RXC rising edge to FSR out (wl) high       —       —       36.0 x ck i ck a       ns i ck a         438       RXC rising edge to FSR out (wl) low       —       —       —       37.0 x ck nos i ck a       ns i ck a         439       Data in setup time before RXC (SCK in synchronous mode) falling edge       —       —       0.0 mode i ck nos i ck       ns i ck         440       Data in hold time after RXC falling edge       —       —       5.0 mode i ck nos i ck       ns i ck         441       FSR input (bl, wr) high before RXC falling edge <sup>6</sup> —       —       23.0 mode i ck nos	430	TAXO TISHING edge to FSA out (WI) low	_	_	_			115
A38   RXC rising edge to FSR out (wl) low   -   -   37.0   x ck   ns   i ck a								
438       RXC rising edge to FSR out (wl) low       —       —       37.0 x ck i ck a       ns         439       Data in setup time before RXC (SCK in synchronous mode) falling edge       —       —       0.0 mode i ck       —       x ck ns i ck       ns         440       Data in hold time after RXC falling edge       —       —       5.0 mode i ck       —       x ck ns i ck       ns         441       FSR input (bl, wr) high before RXC falling edge <sup>6</sup> —       —       23.0 mode i ck a       —       x ck ns i ck a       ns         442       FSR input (wl) high before RXC falling edge       —       —       1.0 mode i ck a       ns       i ck a         443       FSR input hold time after RXC falling       —       —       3.0 mode i ck a       ns	437	RXC rising edge to FSR out (wl) high	_	_	_			ns
439       Data in setup time before RXC (SCK in synchronous mode) falling edge       —       —       0.0 — x ck ick       ns ick         440       Data in hold time after RXC falling edge       —       —       5.0 — x ck ick       ns ick         441       FSR input (bl, wr) high before RXC falling edge <sup>6</sup> —       —       23.0 — x ck ick a       ns ick a         442       FSR input (wl) high before RXC falling edge       —       —       1.0 — x ck ick a       ns ick a         443       FSR input hold time after RXC falling       —       —       3.0 — x ck ns       ns					_	21.0	ı ck a	
439 Data in setup time before RXC (SCK in synchronous mode) falling edge — — 0.0 — x ck i ck   440 Data in hold time after RXC falling edge — — 5.0 — x ck ns i ck   441 FSR input (bl, wr) high before RXC falling edge — — 23.0 — x ck ns i ck a   442 FSR input (wl) high before RXC falling edge — — 1.0 — x ck ns i ck a   443 FSR input hold time after RXC falling — — 3.0 — x ck ns i ck a	438	RXC rising edge to FSR out (wl) low	_	_	_	37.0	x ck	ns
synchronous mode) falling edge					_	22.0	i ck a	
440 Data in hold time after RXC falling edge — — — 5.0 — x ck ns i ck  441 FSR input (bl, wr) high before RXC — — 23.0 — x ck ns falling edge <sup>6</sup> — — 1.0 — x ck ns edge  442 FSR input (wl) high before RXC falling edge  443 FSR input hold time after RXC falling — — 3.0 — x ck ns	439	Data in setup time before RXC (SCK in	_	_	0.0	_	x ck	ns
3.0		synchronous mode) falling edge			19.0	_	i ck	
3.0	440	Data in hold time after RXC falling edge	_	_	5.0	_	x ck	ns
falling edge <sup>6</sup> 1.0       —       i ck a         442       FSR input (wl) high before RXC falling edge       —       —       1.0       —       x ck       ns         23.0       —       i ck a       —       x ck       ns         443       FSR input hold time after RXC falling       —       3.0       —       x ck       ns						_		
falling edge <sup>6</sup> 1.0       —       i ck a         442       FSR input (wl) high before RXC falling edge       —       —       1.0       —       x ck       ns         23.0       —       i ck a       —       x ck       ns         443       FSR input hold time after RXC falling       —       3.0       —       x ck       ns	441	FSR input (bl, wr) high before RXC	_	_	23.0	_	x ck	ns
edge         23.0         — i ck a           443         FSR input hold time after RXC falling         —         3.0         — x ck         ns						_		
edge         23.0         — i ck a           443         FSR input hold time after RXC falling         —         3.0         — x ck         ns	442	FSR input (wl) high before RXC falling	_	_	1.0	_	x ck	ns
		, .				_		
edge   0.0   _   i ck a	443	FSR input hold time after RXC falling	_	_	3.0	_	x ck	ns
		edge			0.0	_	i ck a	

3-54 Freescale Semiconductor

Table 3-22 Enhanced Serial Audio Interface Timing (continued)

No.	Characteristics <sup>1, 2, 3</sup>	Symbol	Expression	Min	Max	Condition <sup>4</sup>	Unit
444	Flags input setup before RXC falling edge	_	_	0.0 19.0	_ _	x ck i ck s	ns
445	Flags input hold time after RXC falling edge	_	_	6.0 0.0	_ _	x ck i ck s	ns
446	TXC rising edge to FST out (bl) high	_	_	_	29.0 15.0	x ck i ck	ns
447	TXC rising edge to FST out (bl) low	_	_		31.0 17.0	x ck i ck	ns
448	TXC rising edge to FST out (wr) high <sup>6</sup>	_	_		31.0 17.0	x ck i ck	ns
449	TXC rising edge to FST out (wr) low <sup>6</sup>	_	_		33.0 19.0	x ck i ck	ns
450	TXC rising edge to FST out (wl) high	_	_		30.0 16.0	x ck i ck	ns
451	TXC rising edge to FST out (wl) low	_	_	_ _	31.0 17.0	x ck i ck	ns
452	TXC rising edge to data out enable from high impedance	_	_	_	31.0 17.0	x ck i ck	ns
453	TXC rising edge to transmitter #0 drive enable assertion	_	_	_	34.0 20.0	x ck i ck	ns
454	TXC rising edge to data out valid	_	23 + 0.5 × T <sub>C</sub> 21.0	_	27.2 21.0	x ck i ck	ns
455	TXC rising edge to data out high impedance <sup>7</sup>		_		31.0 16.0	x ck i ck	ns
456	TXC rising edge to transmitter #0 drive enable deassertion <sup>7</sup>	_	_	_ _	34.0 20.0	x ck i ck	ns
457	FST input (bl, wr) setup time before TXC falling edge <sup>6</sup>	_	_	2.0 21.0	_ _	x ck i ck	ns
458	FST input (wl) to data out enable from high impedance	_	_	_	27.0	_	ns
459	FST input (wl) to transmitter #0 drive enable assertion	_	_	_	31.0	_	ns

Table 3-22 Enhanced Serial Audio Interface Timing (continued)

No.	Characteristics <sup>1, 2, 3</sup>	Symbol	Expression	Min	Max	Condition <sup>4</sup>	Unit
460	FST input (wl) setup time before TXC falling edge	I	1	2.0 21.0	1 1	x ck i ck	ns
461	FST input hold time after TXC falling edge	l	1	4.0 0.0	1 1	x ck i ck	ns
462	Flag output valid after TXC rising edge	_		_ _	32.0 18.0	x ck i ck	ns
463	HCKR/HCKT clock cycle	_	_	40.0	_		ns
464	HCKT input rising edge to TXC output	_	_		27.5		ns
465	HCKR input rising edge to RXC output		_		27.5		ns

 $<sup>^{1}</sup>$  V<sub>CC</sub> = 3.16 V ± 0.16 V; T<sub>J</sub> = -40°C to +110°C, C<sub>L</sub> = 50 pF

x ck = external clock

i ck a = internal clock, asynchronous mode

(asynchronous implies that TXC and RXC are two different clocks)

i ck s = internal clock, synchronous mode

(synchronous implies that TXC and RXC are the same clock)

3 bl = bit length

wl = word length

wr = word length relative

4 TXC(SCKT pin) = transmit clock

RXC(SCKR pin) = receive clock

FST(FST pin) = transmit frame sync

FSR(FSR pin) = receive frame sync

HCKT(HCKT pin) = transmit high frequency clock


HCKR(HCKR pin) = receive high frequency clock

<sup>&</sup>lt;sup>2</sup> i ck = internal clock

<sup>&</sup>lt;sup>5</sup> For the internal clock, the external clock cycle is defined by Icyc and the ESAI control register.

<sup>&</sup>lt;sup>6</sup> The word-relative frame sync signal waveform relative to the clock operates in the same manner as the bit-length frame sync signal waveform, but spreads from one serial clock before first bit clock (same as bit length frame sync signal), until the one before last bit clock of the first word in frame.

<sup>&</sup>lt;sup>7</sup> Periodically sampled and not 100% tested



Notes In network mode, output flag transitions can occur at the start of each time slot within the frame. In normal mode, the output flag state is asserted for the entire frame period.

AA0490

Figure 3-32 ESAI Transmitter Timing




Figure 3-33 ESAI Receiver Timing




Figure 3-34 ESAI HCKT Timing

3-58 Freescale Semiconductor




Figure 3-35 ESAI HCKR Timing

## 3.15 Digital Audio Transmitter Timing

**Table 3-23 Digital Audio Transmitter Timing** 

No.	Characteristic	Evaronion	120	Unit	
NO.	Characteristic	Expression	Min	Max	Offic
	ACI frequency (see note)	1 / (2 x T <sub>C</sub> )	_	60	MHz
220	ACI period	2 × T <sub>C</sub>	16.7	_	ns
221	ACI high duration	0.5 × T <sub>C</sub>	4.2	_	ns
222	ACI low duration	0.5 × T <sub>C</sub>	4.2	_	ns
223	ACI rising edge to ADO valid	1.5 × T <sub>C</sub>	_	12.5	ns

**Note:** In order to assure proper operation of the DAX, the ACI frequency should be less than 1/2 of the DSP56366 internal clock frequency. For example, if the DSP56366 is running at 120 MHz internally, the ACI frequency should be less than 60 MHz.




Figure 3-36 Digital Audio Transmitter Timing

#### **Timer Timing** 3.16

**Table 3-24 Timer Timing** 

No.	Characteristics	Evaracion	120	Unit	
NO.		Expression	Min	Max	) Office
480	TIO Low	2 × T <sub>C</sub> + 2.0	18.7	_	ns
481	TIO High	2 × T <sub>C</sub> + 2.0	18.7	_	ns
Note: V	$T_{CC} = 3.3 \text{ V} \pm 0.16 \text{ V}; T_{\perp} = -40^{\circ}\text{C to } +110^{\circ}\text{C}, C$	= 50 pF	I		1

TIO

Figure 3-37 TIO Timer Event Input Restrictions

AA0492


#### **GPIO Timing** 3.17

Table 3-25 GPIO Timing

No.	Characteristics <sup>1</sup>	Expression	Min	Max	Unit
490 <sup>2</sup>	EXTAL edge to GPIO out valid (GPIO out delay time)		_	32.8	ns
491	EXTAL edge to GPIO out not valid (GPIO out hold time)		4.8	_	ns
492	GPIO In valid to EXTAL edge (GPIO in set-up time)		10.2	_	ns
493	EXTAL edge to GPIO in not valid (GPIO in hold time)		1.8	_	ns
494 <sup>2</sup>	Fetch to EXTAL edge before GPIO change	6.75 × T <sub>C</sub> -1.8	54.5	_	ns
495	GPIO out rise time	_		13	ns
496	GPIO out fall time	_	_	13	ns

3-60 Freescale Semiconductor

 $<sup>^{1}</sup>$  V<sub>CC</sub> = 3.3 V ± 0.16 V; T<sub>J</sub> = -40°C to +110°C, C<sub>L</sub> = 50 pF  $^{2}$  Valid only when PLL enabled with multiplication factor equal to one.



Fetch the instruction MOVE X0,X:(R0); X0 contains the new value of GPIO and R0 contains the address of GPIO data register.




Figure 3-38 GPIO Timing

## 3.18 JTAG Timing

Table 3-26 JTAG Timing<sup>1, 2</sup>

No.	Characteristics	All freq	uencies	Unit
NO.	Characteristics	Min	Max	Offic
500	TCK frequency of operation (1/(T <sub>C</sub> × 3); maximum 22 MHz)	0.0	22.0	MHz
501	TCK cycle time in Crystal mode	45.0	_	ns
502	TCK clock pulse width measured at 1.5 V	20.0	_	ns
503	TCK rise and fall times	0.0	3.0	ns
504	Boundary scan input data setup time	5.0	_	ns
505	Boundary scan input data hold time	24.0	_	ns
506	TCK low to output data valid	0.0	40.0	ns
507	TCK low to output high impedance	0.0	40.0	ns
508	TMS, TDI data setup time	5.0	_	ns

Freescale Semiconductor 3-61

Table 3-26 JTAG Timing<sup>1, 2</sup> (continued)

No.	Characteristics	All freq	Unit	
NO.	Characteristics	Min	Max	Offic
509	TMS, TDI data hold time	25.0	_	ns
510	TCK low to TDO data valid	0.0	44.0	ns
511	TCK low to TDO high impedance	0.0	44.0	ns
Notes: 4.	1.			

 $V_{CC} = 3.3 \text{ V} \pm 0.16 \text{ V}; T_{J} = -40^{\circ}\text{C} \text{ to } +110^{\circ}\text{C}, C_{L} = 50 \text{ pF}$ All timings apply to OnCE module data transfers because it uses the JTAG port as an interface.




Figure 3-39 Test Clock Input Timing Diagram




Figure 3-40 Boundary Scan (JTAG) Timing Diagram




Figure 3-41 Test Access Port Timing Diagram

### **NOTES**

## 4 Packaging

## 4.1 Pin-out and Package Information

This section provides information about the available package for this product, including diagrams of the package pinouts and tables describing how the signals described in Section 2, "Signal/Connection Descriptions" 1 are allocated for the package. The DSP56366 is available in a 144-pin LQFP package. Table 4-1 and Table 4-2 show the pin/name assignments for the packages.

### 4.1.1 LQFP Package Description

Top view of the 144-pin LQFP package is shown in Figure 4-1 with its pin-outs. The package drawing is shown in Figure 4-2.

Freescale Semiconductor 4-1




Figure 4-1 144-pin package

Table 4-1 Signal Identification by Name

Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.
A0	72	D9	113	GNDS	9	SD00/SD00_1	4
A1	73	D10	114	GNDS	26	SD01/SD01_1	5
A2	76	D11	115	HA8/HA1	32	SDO2/SDI3/SDO2_1/SDI3_1	6
A3	77	D12	116	HA9/HA2	31	SDO3/SDI2/SDO3_1/SDI2_1	7
A4	78	D13	117	HACK/HRRQ	23	SDO4/SDI1	10
<b>A</b> 5	79	D14	118	HAD0	43	SDO4_1/SDI1_1	138
A6	82	D15	121	HAD1	42	SDO5/SDI0	11
A7	83	D16	122	HAD2	41	SDO5_1/SDI0_1	48
A8	84	D17	123	HAD3	40	SS#/HA2	2
A9	85	D18	124	HAD4	37	TA#	62
A10	88	D19	125	HAD5	36	TCK	141
A11	89	D20	128	HAD6	35	TDI	140
A12	92	D21	131	HAD7	34	TDO	139
A13	93	D22	132	HAS/HA0	33	TIO0	29
A14	94	D23	133	HCKR	17	TMS	142
A15	97	EXTAL	55	HCKT	16	VCCA	74
A16	98	FSR	13	HCS/HA10	30	VCCA	80
A17	99	FSR_1	59	HDS/HWR	21	VCCA	86
AA0	70	FST	12	HOREQ/HTRQ	24	VCCC	57
AA1	69	FST_1	50	HREQ#	3	VCCC	65
AA2	51	GNDA	75	HRW/HRD	22	VCCD	103
ACI	28	GNDA	81	MODA/IRQA#	137	VCCD	111
ADO	27	GNDA	87	MODB/IRQB#	136	VCCD	119
BB#	64	GNDA	96	MODC/IRQC#	135	VCCD	129
BG#	71	GNDC	58	MODD/IRQD#	134	VCCH	38
BR#	63	GNDC	66	MISO/SDA	144	VCCQH	20
CAS#	52	GNDD	104	MOSI/HA0	143	VCCQH	95
D0	100	GNDD	112	PCAP	46	VCCQH	49
D1	101	GNDD	120	PINIT/NMI#	61	VCCQL	18
D2	102	GNDD	130	RD#	68	VCCQL	56
D3	105	GNDH	39	RESET#	44	VCCQL	91
D4	106	GNDP	47	SCK/SCL	1	VCCQL	126
D5	107	GNDQ	19	SCKR	15	VCCP	45
D6	108	GNDQ	54	SCKR_1	60	VCCS	8
D7	109	GNDQ	90	SCKT	14	VCCS	25
D8	110	GNDQ	127	SCKT_1	53	WR#	67

Freescale Semiconductor 4-3

Table 4-2 Signal Identification by Pin Number

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	SCK/SCL	37	HAD4	73	A1	109	D7
2	SS#/HA2	38	VCCH	74	VCCA	110	D8
3	HREQ#	39	GNDH	75	GNDA	111	VCCD
4	SDO0/SDO0_1	40	HAD3	76	A2	112	GNDD
5	SDO1/SDO1_1	41	HAD2	77	A3	113	D9
6	SDO2/SDI3/SDO2_1/SDI3_1	42	HAD1	78	A4	114	D10
7	SDO3/SDI2/SDO3_1/SDI2_1	43	HAD0	79	A5	115	D11
8	VCCS	44	RESET#	80	VCCA	116	D12
9	GNDS	45	VCCP	81	GNDA	117	D13
10	SDO4/SDI1	46	PCAP	82	A6	118	D14
11	SDO5/SDI0	47	GND	83	A7	119	VCCD
12	FST	48	SDO5_1/SDI0_1	84	A8	120	GNDD
13	FSR	49	VCCQH	85	A9	121	D15
14	SCKT	50	FST_1	86	VCCA	122	D16
15	SCKR	51	AA2	87	GNDA	123	D17
16	HCKT	52	CAS#	88	A10	124	D18
17	HCKR	53	SCKT_1	89	A11	125	D19
18	VCCQL	54	GNDQ	90	GNDQ	126	VCCQL
19	GNDQ	55	EXTAL	91	VCCQL	127	GNDQ
20	VCCQH	56	VCCQL	92	A12	128	D20
21	HDS/HWR	57	VCCC	93	A13	129	VCCD
22	HRW/HRD	58	GNDC	94	A14	130	GNDD
23	HACK/HRRQ	59	FSR_1	95	VCCQH	131	D21
24	HOREQ/HTRQ	60	SCKR_1	96	GNDA	132	D22
25	VCCS	61	PINIT/NMI#	97	A15	133	D23
26	GNDS	62	TA#	98	A16	134	MODD/IRQD#
27	ADO	63	BR#	99	A17	135	MODC/IRQC#
28	ACI	64	BB#	100	D0	136	MODB/IRQB#
29	TIO0	65	VCCC	101	D1	137	MODA/IRQA#
30	HCS/HA10	66	GNDC	102	D2	138	SDO4_1/SDI1_1
31	HA9/HA2	67	WR#	103	VCCD	139	TDO
32	HA8/HA1	68	RD#	104	GNDD	140	TDI
33	HAS/HA0	69	AA1	105	D3	141	TCK
34	HAD7	70	AA0	106	D4	142	TMS
35	HAD6	71	BG#	107	D5	143	MOSI/HA0
36	HAD5	72	A0	108	D6	144	MISO/SDA

## 4.1.2 LQFP Package Mechanical Drawing




Figure 4-2 DSP56366 144-pin LQFP Package

Freescale Semiconductor 4-5

4-6 Freescale Semiconductor

## 5 Design Considerations

## 5.1 Thermal Design Considerations

An estimation of the chip junction temperature, T<sub>J</sub>, in °C can be obtained from the following equation:

$$T_{J} = T_{A} + (P_{D} \times R_{\theta J A})$$

Where:

 $T_A$  = ambient temperature °C

R<sub>aJA</sub> = package junction-to-ambient thermal resistance °C/W

P<sub>D</sub> = power dissipation in package W

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance.

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

Where:

 $R_{\theta JA}$  = package junction-to-ambient thermal resistance °C/W  $R_{\theta JC}$  = package junction-to-case thermal resistance °C/W

 $R_{\theta CA}$  = package case-to-ambient thermal resistance °C/W

 $R_{\theta JC}$  is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board (PCB), or otherwise change the thermal dissipation capability of the area surrounding the device on a PCB. This model is most useful for ceramic packages with heat sinks; some 90% of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system level thermal simulation tool.

The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimations obtained from  $R_{\theta JA}$  do not satisfactorily answer whether the thermal performance is adequate, a system level model may be appropriate.

A complicating factor is the existence of three common ways for determining the junction-to-case thermal resistance in plastic packages.

• To minimize temperature variation across the surface, the thermal resistance is measured from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink.

Freescale Semiconductor 5-1

- To define a value approximately equal to a junction-to-board thermal resistance, the thermal resistance is measured from the junction to where the leads are attached to the case.
- If the temperature of the package case  $(T_T)$  is determined by a thermocouple, the thermal resistance is computed using the value obtained by the equation  $(T_J T_T)/P_D$ .

As noted above, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable for determining the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, using the junction-to-case thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will estimate a junction temperature slightly hotter than actual temperature. Hence, the new thermal metric, thermal characterization parameter or  $\Psi_{JT}$ , has been defined to be  $(T_J - T_T)/P_D$ . This value gives a better estimate of the junction temperature in natural convection when using the surface temperature of the package. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.

## 5.2 Electrical Design Considerations

#### **CAUTION**

This device contains circuitry protecting against damage due to high static voltage or electrical fields. However, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or  $V_{\rm CC}$ ). The suggested value for a pullup or pulldown resistor is 10 kOhm.

Use the following list of recommendations to assure correct DSP operation:

- Provide a low-impedance path from the board power supply to each V<sub>CC</sub> pin on the DSP and from the board ground to each GND pin.
- Use at least six 0.01–0.1 μF bypass capacitors positioned as close as possible to the four sides of the package to connect the V<sub>CC</sub> power source to GND.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip V<sub>CC</sub> and GND pins are less than 1.2 cm (0.5 inch) per capacitor lead.
- Use at least a four-layer PCB with two inner layers for V<sub>CC</sub> and GND.
- Because the DSP output signals have fast rise and fall times, PCB trace lengths should be minimal. This recommendation particularly applies to the address and data buses as well as the IRQA, IRQB, IRQD, TA and BG pins. Maximum PCB trace lengths on the order of 15 cm (6 inches) are recommended.
- Consider all device loads as well as parasitic capacitance due to PCB traces when calculating
  capacitance. This is especially critical in systems with higher capacitive loads that could create
  higher transient currents in the V<sub>CC</sub> and GND circuits.
- All inputs must be terminated (i.e., not allowed to float) using CMOS levels, except for the three pins with internal pull-up resistors (TMS, TDI, TCK).

5-2 Freescale Semiconductor

- Take special care to minimize noise levels on the V<sub>CCP</sub> and GND<sub>P</sub> pins.
- If multiple DSP56366 devices are on the same board, check for cross-talk or excessive spikes on the supplies due to synchronous operation of the devices.
- RESET must be asserted when the chip is powered up. A stable EXTAL signal must be supplied while RESET is being asserted.
- At power-up, ensure that the voltage difference between the 5 V tolerant pins and the chip V<sub>CC</sub> never exceeds 3.95 V.

## 5.3 Power Consumption Considerations

Power dissipation is a key issue in portable DSP applications. Some of the factors which affect current consumption are described in this section. Most of the current consumed by CMOS devices is alternating current (ac), which is charging and discharging the capacitances of the pins and internal nodes.

Current consumption is described by the following formula:

$$I = C \times V \times f$$

where:

C = node/pin capacitance

V = voltage swing

f = frequency of node/pin toggle

**Example 1. Current Consumption** 

For a Port A address pin loaded with 50 pF capacitance, operating at 3.3 V, and with a 120 MHz clock, toggling at its maximum possible rate (60 MHz), the current consumption is

$$I = 50 \times 10^{-12} \times 3.3 \times 60 \times 10^{6} = 9.9 \text{ mA}$$

The maximum internal current ( $I_{CCI}$ max) value reflects the typical possible switching of the internal buses on best-case operation conditions, which is not necessarily a real application case. The typical internal current ( $I_{CCItyp}$ ) value reflects the average switching of the internal buses on typical operating conditions.

For applications that require very low current consumption, do the following:

- Set the EBD bit when not accessing external memory.
- Minimize external memory accesses and use internal memory accesses.
- Minimize the number of pins that are switching.
- Minimize the capacitive load on the pins.
- Connect the unused inputs to pull-up or pull-down resistors.
- Disable unused peripherals.

One way to evaluate power consumption is to use a current per MIPS measurement methodology to minimize specific board effects (i.e., to compensate for measured board current not caused by the DSP). A benchmark power consumption test algorithm is listed in **Appendix A**. Use the test algorithm, specific test current measurements, and the following equation to derive the current per MIPS value.

Freescale Semiconductor 5-3

$$I/MIPS = I/MHz = (I_{tvpF2} - I_{tvpF1})/(F2 = F1)$$

where:

 $I_{typF2}$  = current at F2  $I_{typF1}$  = current at F1

F2 = high frequency (any specified operating frequency)

F1 = low frequency (any specified operating frequency lower than F2)

#### NOTE

F1 should be significantly less than F2. For example, F2 could be 66 MHz and F1 could be 33 MHz. The degree of difference between F1 and F2 determines the amount of precision with which the current rating can be determined for an application.

### 5.4 PLL Performance Issues

The following explanations should be considered as general observations on expected PLL behavior. There is no testing that verifies these exact numbers. These observations were measured on a limited number of parts and were not verified over the entire temperature and voltage ranges.

#### **5.4.1** Phase Jitter Performance

The phase jitter of the PLL is defined as the variations in the skew between the falling edges of EXTAL and the internal DSP clock for a given device in specific temperature, voltage, input frequency and MF. These variations are a result of the PLL locking mechanism. For input frequencies greater than 15 MHz and MF  $\leq$  4, this jitter is less than  $\pm$ 0.6 ns; otherwise, this jitter is not guaranteed. However, for MF < 10 and input frequencies greater than 10 MHz, this jitter is less than  $\pm$ 2 ns.

## **5.4.2** Frequency Jitter Performance

The frequency jitter of the PLL is defined as the variation of the frequency of the internal DSP clock. For small MF (MF < 10) this jitter is smaller than 0.5%. For mid-range MF (10 < MF < 500) this jitter is between 0.5% and approximately 2%. For large MF (MF > 500), the frequency jitter is 2–3%.

## 5.4.3 Input (EXTAL) Jitter Requirements

The allowed jitter on the frequency of EXTAL is 0.5%. If the rate of change of the frequency of EXTAL is slow (i.e., it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (i.e., it does not stay at an extreme value for a long time), then the allowed jitter can be 2%. The phase and frequency jitter performance results are only valid if the input jitter is less than the prescribed values.

#### 5.5 Host Port Considerations

Careful synchronization is required when reading multi-bit registers that are written by another asynchronous system. This synchronization is a common problem when two asynchronous systems are connected, as they are in the host interface. The following paragraphs present considerations for proper operation.

### 5.5.1 Host Programming Considerations

- Unsynchronized Reading of Receive Byte Registers—When reading the receive byte registers, receive register high (RXH), receive register middle (RXM), or receive register low (RXL), the host interface programmer should use interrupts or poll the receive register data full (RXDF) flag that indicates whether data is available. This ensures that the data in the receive byte registers will be valid.
- Overwriting Transmit Byte Registers—The host interface programmer should not write to the transmit byte registers, transmit register high (TXH), transmit register middle (TXM), or transmit register low (TXL), unless the transmit register data empty (TXDE) bit is set, indicating that the transmit byte registers are empty. This ensures that the transmit byte registers will transfer valid data to the host receive (HRX) register.
- Synchronization of Status Bits from DSP to Host—HC, HOREQ, DMA, HF3, HF2, TRDY, TXDE, and RXDF status bits are set or cleared from inside the DSP and read by the host processor (refer to the user's manual for descriptions of these status bits). The host can read these status bits very quickly without regard to the clock rate used by the DSP, but the state of the bit could be changing during the read operation. This is not generally a system problem, because the bit will be read correctly in the next pass of any host polling routine.

However, if the host asserts  $\overline{\text{HEN}}$  for more than timing number 31, with a minimum cycle time of timing number 31 + 32, then these status bits are guaranteed to be stable. Exercise care when reading status bits HF3 and HF2 as an encoded pair. If the DSP changes HF3 and HF2 from 00 to 11, there is a small probability that the host could read the bits during the transition and receive 01 or 10 instead of 11. If the combination of HF3 and HF2 has significance, the host could read the wrong combination. Therefore, read the bits twice and check for consensus.

- Overwriting the Host Vector—The host interface programmer should change the host vector (HV) register only when the host command (HC) bit is clear. This ensures that the DSP interrupt control logic will receive a stable vector.
- Cancelling a Pending Host Command Exception—The host processor may elect to clear the HC bit to cancel the host command exception request at any time before it is recognized by the DSP. Because the host does not know exactly when the exception will be recognized (due to exception processing synchronization and pipeline delays), the DSP may execute the host command exception after the HC bit is cleared. For these reasons, the HV bits must not be changed at the same time that the HC bit is cleared.
- Variance in the Host Interface Timing—The host interface (HDI) may vary (e.g. due to the PLL lock time at reset). Therefore, a host which attempts to load (bootstrap) the DSP should first make

sure that the part has completed its HI port programming (e.g., by setting the INIT bit in ICR then polling it and waiting it to be cleared, then reading the ISR or by writing the TREQ/RREQ together with the INIT and then polling INIT, ISR, and the HOREQ pin).

### 5.5.2 DSP Programming Considerations

- Synchronization of Status Bits from Host to DSP—DMA, HF1, HF0, HCP, HTDE, and HRDF status bits are set or cleared by the host processor side of the interface. These bits are individually synchronized to the DSP clock. (Refer to the user's manual for descriptions of these status bits.)
- **Reading HF0 and HF1 as an Encoded Pair**—Care must be exercised when reading status bits HF0 and HF1 as an encoded pair, (i.e., the four combinations 00, 01, 10, and 11 each have significance). A very small probability exists that the DSP will read the status bits synchronized during transition. Therefore, HF0 and HF1 should be read twice and checked for consensus.

5-6 Freescale Semiconductor

#### **Ordering Information** 6

Consult a Freescale Semiconductor, Inc. sales office or authorized distributor to determine product availability and to place an order.

For information on ordering DSP Audio products, refer to the current SG1004, DSP Selector Guide, at http://www.freescale.com

DSP56366 Technical Data, Rev. 3.1 Freescale Semiconductor 6-1

### **NOTES**

## Appendix A Power Consumption Benchmark

The following benchmark program permits evaluation of DSP power usage in a test situation. It enables the PLL, disables the external clock, and uses repeated multiply-accumulate instructions with a set of synthetic DSP application data to emulate intensive sustained DSP operation.

```
************
;* ;* CHECKS
           Typical Power Consumption
200,55,0,0,0
       page
       nolist
I VEC EQU $000000 ; Interrupt vectors for program debug only
START EQU $8000 ; MAIN (external) program starting address
INT PROG EQU $100 ; INTERNAL program memory starting address
INT XDAT EQU $0 ; INTERNAL X-data memory starting address
INT YDAT EQU $0 ; INTERNAL Y-data memory starting address
       INCLUDE "ioequ.asm"
       INCLUDE "intequ.asm"
       list
              P:START
       movep #$0123FF, x:M BCR; BCR: Area 3: 1 w.s (SRAM)
; Default: 1 w.s (SRAM)
             #$0d0000,x:M PCTL
                                     ; XTAL disable
       movep
                      ; PLL enable
                      ; CLKOUT disable
; Load the program
            #INT_PROG,r0
       move
       move
             #PROG START, r1
             #(PROG END-PROG START), PLOAD LOOP
       move
             p:(r1)+,x0
       move
              x0,p:(r0)+
       nop
PLOAD LOOP
; Load the X-data
              #INT XDAT, r0
       move
```

DSP56366 Technical Data, Rev. 3.1

Freescale Semiconductor A-1

```
#XDAT_START, r1
          move
                     #(XDAT_END-XDAT_START),XLOAD_LOOP
          do
          move
                    p:(r1)+,x0
                    x0, x: (r0) +
          move
XLOAD LOOP
; Load the Y-data
                     #INT_YDAT, r0
          move
                     #YDAT START, r1
          move
          do
                     #(YDAT_END-YDAT_START),YLOAD_LOOP
          move
                    p:(r1)+,x0
                    x0,y:(r0)+
          move
YLOAD_LOOP
          jmp
                     INT PROG
PROG_START
                     #$0,r0
          move
                     #$0,r4
          move
                     #$3f,m0
          move
          move
                     #$3f,m4
          clr
                     а
          clr
                    b
                     #$0,x0
          move
                     #$0,x1
          move
                     #$0,y0
          move
                     #$0,y1
          move
          bset
                     \#4,omr
                                          ; ebd
sbr
          dor
                     #60,_end
          mac
                     x0,y0,a
                              x:(r0)+,x1
                                                    y: (r4) + , y1
                     x1,y1,a
                              x:(r0)+,x0
          {\tt mac}
                                                    y: (r4) +, y0
          add
                     a,b
                    x0,y0,a
                              x:(r0)+,x1
          {\tt mac}
                                                    y: (r4) + , y0
          mac
                     x1,y1,a
          move
                    b1,x:$ff
_end
          bra
                     sbr
          nop
          nop
          nop
          nop
PROG END
          nop
          nop
XDAT START
          org
                    x:0
          dc
                     $262EB9
          dc
                     $86F2FE
          dc
                     $E56A5F
```

A-2 Freescale Semiconductor

dc	\$616CAC
dc	\$8FFD75
dc	\$9210A
dc	\$A06D7B
dc	\$CEA798
dc	\$8DFBF1
	\$A063D6
dc	
dc	\$6C6657
dc	\$C2A544
dc	\$A3662D
dc	\$A4E762
dc	\$84F0F3
dc	\$E6F1B0
dc	\$B3829
dc	\$8BF7AE
dc	\$63A94F
dc	\$EF78DC
dc	\$242DE5
dc	\$A3E0BA
dc	
	\$EBAB6B
dc	\$8726C8
dc	\$CA361
dc	\$2F6E86
dc	\$A57347
dc	\$4BE774
dc	\$8F349D
dc	\$A1ED12
dc	\$4BFCE3
dc	\$EA26E0
dc	\$CD7D99
dc	\$4BA85E
dc	\$27A43F
dc	\$A8B10C
dc	\$D3A55
dc	\$25EC6A
dc	\$23EC0A \$2A255B
dc	\$A5F1F8
dc	\$2426D1
dc	\$AE6536
dc	\$CBBC37
dc	\$6235A4
dc	\$37F0D
dc	\$63BEC2
dc	\$A5E4D3
dc	\$8CE810
dc	\$3FF09
dc	\$60E50E
dc	\$CFFB2F
dc	\$40753C
dc	\$8262C5
dc	\$CA641A
dc	\$EB3B4B
dc	\$2DA928
dc	\$AB6641
dc	\$28A7E6

Freescale Semiconductor A-3

XDAT_END	dc dc dc dc dc	\$4E2127 \$482FD4 \$7257D \$E53C72 \$1A8C3 \$E27540
77 D 3 M C M 3 D	ш	
<del>-</del>		77 • O
YDAT_STAR;	Torg dc	y:0 \$586DA \$C3F70B \$6A39E8 \$81E801 \$C666A66 \$46F8E7 \$AAEC94 \$24233D \$802732 \$2E3C83 \$A43E00 \$C2B639 \$85A47E \$ABFDDF \$F3A2C \$2D7CF5 \$E16A8A \$ECB8FB \$4BED18 \$43F371 \$83A556 \$E1E9D7 \$ACA2C4 \$8135AD \$2CE0E2 \$8F2C73 \$432730 \$A87FA9 \$4A292E \$A63CCF \$6BA65C \$1AA3A \$A1B6EB \$48AC48 \$EF7AE1 \$6E3006
	dc	\$62F6C7
	dc	\$6064F4
	dc dc	\$87E41D \$CB2692
	ac dc	\$CB2692 \$2C3863
	dc	\$C6BC60
	dc	\$43A519
	dc	\$6139DE

A-4 Freescale Semiconductor

dc	\$ADF7BF
dc	\$4B3E8C
dc	\$6079D5
dc	\$E0F5EA
dc	\$8230DB
dc	\$A3B778
dc	\$2BFE51
dc	\$E0A6B6
dc	\$68FFB7
dc	\$28F324
dc	\$8F2E8D
dc	\$667842
dc	\$83E053
dc	\$A1FD90
dc	\$6B2689
dc	\$85B68E
dc	\$622EAF
dc	\$6162BC
dc	\$E4A245
YDAT_END	

Freescale Semiconductor A-5

#### **NOTES**

How to Reach Us:

Home Page: www.freescale.com

F-mail:

support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P.O. Box 5405

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007. All rights



Document Number: DSP56366

Rev. 3.1 1/2007

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Freescale Semiconductor:

DSPB56366AG120