


1 A ultra low-dropout regulator with reverse current protection



DFN8 (3 x 3 mm)

Features

- Input voltage range: 2.2 V to 5.5 V
- Ultra low-dropout: 200 mV typ. at 1 A
- NMOS topology
- Very high PSRR: 78 dB @ 100 Hz, 70 dB @ 100 kHz
- · Very fast response to load variation
- Stable with 1 µF capacitor
- · Thermal shutdown
- · Current limit
- Adjustable from 1.2 V
- High output voltage accuracy: 1 % typ. (3 % max.)

Applications

- Post-regulation generic POL
- · Portable equipment
- · Industrial applications
- · Telecom infrastructure

Description

The LD59100 is a 1 A LDO regulator designed for use in various environments. Its N-MOS topology allows reduction of the R_{dson} of the pass-element, maintaining a very low-dropout voltage even with very low input power supply voltage.

The device features very high PSRR characteristics over a wide frequency band, rendering it suitable for use as a secondary regulator for noise-sensitive applications.

The enable function can be used to further decrease the overall current consumption in shutdown mode.

The LD59100 embeds protection features, such as current limit, thermal shutdown and reverse output current protection.


Maturity status link

LD59100



1 Diagram

Figure 1. Block diagram, adjustable version




AMG260520171100MT

DS12170 - Rev 2 page 2/19



2 Pin configuration

Figure 2. Pin connection (top view)



AMG260520171102MT

Table 1. Adjustable version: pin description


Pin	Symbol	Function	
DFN8-3x3	Зушьог		
1	OUT	Regulated output voltage of the LDO	
3	FB	Feedback to set the output voltage	
4	GND	Ground	
5	EN	Enable pin logic input: Low = shutdown, High = active	
2, 6, 7	NC	Not connected	
8	IN	Input pin	
Tab	EXP	Exposed pad. Connect to GND on PCB.	

DS12170 - Rev 2 page 3/19



3 Typical application

Figure 3. Typical application circuit for adjustable version



AMG260520171103MT

DS12170 - Rev 2 page 4/19



4 Maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{IN}	DC input voltage	- 0.3 to 6	V
V _{OUT}	DC output voltage	- 0.3 to 5.5	V
V _{EN}	Enable input voltage	- 0.3 to 6	V
V _{FB}	Feedback pin voltage	- 0.3 to 6	V
I _{OUT}	Output current	Internally limited	mA
P _D	Power dissipation	Internally limited	mW
T _{ST}	Storage temperature range	- 65 to 150	°C
T _{OP}	Operating temperature range	- 40 to 125	°C

Note:

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

Table 3. Thermal data

Symbol	Parameter	DFN8-3x3	Unit
R _{thJA}	Thermal resistance junction-ambient	55	°C/W
R _{thJC}	Thermal resistance junction-case	10	°C/W

Table 4. Electrostatic discharge

Symbol	Parameter	DFN8-3x3	Unit
НВМ	Human body model	+/-2	kV
CDM	Charged device model	+/-500	V

DS12170 - Rev 2 page 5/19



5 Electrical characteristics

 T_A = T_J = -40 °C to +125 °C, typical values refer to T_A = +25 °C, V_{EN} = 2.2 V, V_{IN} = V_{OUT} + 1 V, I_{OUT} = 10 mA, C_{IN} = C_{OUT} = 1 μ F, unless otherwise specified (see note 1).

Table 5. Electrical characteristics for LD59100 adjustable

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{IN}	Operating input voltage		2.2		5.5	V
I _{OUT}	Guaranteed output current		0		1	Α
	Output voltage range		V_{FB}		5.5 - V _{DROP}	
V		Nominal	-1		1	%
V _{OUT}	V _{OUT} accuracy	$V_{IN} = V_{OUT(NOM)} + 0.5 V \text{ to } 5.5 V$	2		2	%
		I _{OUT} = 0 mA to 1 A	-3		3	70
V_{FB}	Internal reference		1.192	1.204	1.216	V
I _{FB}	Adjustable pin leakage current			0.1	0.6	μA
A\/	Otatia lina na malatia n	$V_{IN} = V_{OUT(NOM)} + 0.5 V \text{ to } 5.5 V$		0.005		%/V
ΔV _{OUT}	Static line regulation	I _{OUT} = 10 mA		0.005		
ΔV _{OUT}	Static load regulation	I _{OUT} = 1 mA to 1 A		0.0001		%/mA
.,		I _{OUT} = 1 A, V _{OUT} > 2.4 V			.,	
VDROP	V _{DROP} Dropout voltage	V _{IN} = V _{OUT(NOM)} - 0.1 V		200	500	mV
eN	Output noise voltage ⁽¹⁾	f = 10 Hz to 100 kHz, I_{OUT} = 10 mA C_{OUT} = 10 μ F		27 x V _{OUT}		μV _{RMS}
		$V_{IN} = V_{OUT(NOM)} + 1 V+/-V_{RIPPLE}$ $V_{RIPPLE} = 0.5 V$, $I_{OUT} = 10 \text{ mA}$ $f = 100 \text{ Hz}$		78		
		V _{IN} = V _{OUT(NOM)} + 1 V+/-V _{RIPPLE} V _{RIPPLE} = 0.5 V, I _{OUT} = 10 mA f = 10 Hz		62		
SVR	SVR Supply voltage rejection (2)	V _{IN} = V _{OUT(NOM)} + 1 V+/-V _{RIPPLE} V _{RIPPLE} = 0.5 V, I _{OUT} = 10 mA		70		dB
		f = 100 Hz				
		$V_{IN} = V_{OUT(NOM)} + 1 V+/-V_{RIPPLE}$ $V_{RIPPLE} = 0.5 V, I_{OUT} = 1 A$		58		
		f = 100 Hz				
		$V_{IN} = V_{OUT(NOM)} + 1 V + I - V_{RIPPLE}$ $V_{RIPPLE} = 0.5 V, I_{OUT} = 1 A$ $f = 10 Hz$		37		

DS12170 - Rev 2 page 6/19



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
		I _{OUT} = 0 mA		130		
		I _{OUT} = 10 mA		140		
I_{Q}	Quiescent current	I _{OUT} = 1 A		280	μA	
		V _{IN} Input current in OFF mode		0.00		
		V _{EN} = GND		0.02		
I _{CL}	Output current limit	V _{OUT} = 0.9 x V _{OUT(NOM)}	1.05	1.6	2.2	Α
I _{SC}	Short-circuit current	R _L = 0		450		mA
I _{REV}	Reverse leakage current	V _{EN} < 0.5 V, 0 < V _{IN} < V _{OUT}		0.1		μA
V	Enable input logic low				0.5	V
V _{EN}	Enable input logic high		1.7			V
I _{EN}	Enable pin input current	V _{EN} = V _{IN} = 5.5 V		20		nA
Тольы	Thermal shutdown (2)			160		°C
T _{SHDN}	Hysteresis (2)			20		
T _{STR}	Start-up time	V_{OUT} = 3 V, R_L = 30 Ω , C_{OUT} = 1 μF		600		μs

^{1.} Values at below 0 °C are guaranteed by design and/or characterization tested at $T_A = \sim T_J$. Low duty cycle pulse techniques are used.

DS12170 - Rev 2 page 7/19

^{2.} Guaranteed by design, not tested in production.



6 Application information

6.1 Output voltage setting for adjustable version

In the adjustable version, the output voltage can be set from 1.204 V (V_{FB}) up to the input voltage minus the voltage drop across the pass transistor (dropout voltage), by connecting a resistor divider between the FB pin and the output, thereby implementing remote voltage sensing. With reference to the typical circuit shown in Figure 4. Line regulation vs. temperature (V_{IN} = 2.5 to 5.5 V, V_{OUT} = V_{FB} , I_{OUT} = 10 mA), the resistor divider can be designed by using the following equation:

Equation 1

$$V_{OUT} = V_{FB} (1 + R_1/R_2), \text{ with } V_{FB} = 1.204 \text{ V typ}.$$
 (1)

It is recommended to use resistors with values in the range of 10 k Ω to 100 k Ω . Lower values can also be suitable, but will result in an increase in current consumption.

The following table shows an example of R_1 , R_2 choices, among standard 1% resistors, to obtain the most common output voltages.

V _{оит}	R ₁	R ₂
1.204 (V _{FB})	Short	Open
1.5	23.2 kΩ	95.3 kΩ
1.8	28.0 kΩ	56.2 kΩ
2.5	39.2 kΩ	36.5 kΩ
2.8	44.2 kΩ	33.2 kΩ
3	46.4 kΩ	30.9 kΩ
3.3	52.3 kΩ	30.1 kΩ

Table 6. Resistor divider settings for common output voltages

6.2 Input and output capacitors

Input capacitor

An input capacitor with a minimum value of 1 μ F must be located as close as possible to the input pin of the device and returned to a clean analog ground. A good quality, low-ESR ceramic capacitor is recommended. This capacitor helps to ensure stability of the control loop, reduces the effects of inductive sources and improves ripple rejection. A capacitance value larger than 1 μ F can be used in the case of fast load transients in the application.

Output capacitor

The LD59100 requires a capacitor connected to its output, to keep the control loop stable and reduce the risk of ringing and oscillations. The control loop is designed to be stable with any good quality ceramic capacitor (such as X5R/X7R types) with a minimum value of 1 μ F and equivalent series resistance in the 5 m Ω to 1 Ω range. It is important to highlight that the output capacitor must maintain its capacitance and ESR in the stable region over the full operating temperature, load and input voltage ranges, to assure stability. Therefore, capacitance and ESR variations must be taken into account in the design phase to ensure the device works in the expected stability region. There is no maximum limit to the output capacitance, provided that the above conditions are respected.

DS12170 - Rev 2 page 8/19



7 Typical characteristics

 C_{IN} = C_{OUT} = 1 μ F, V_{EN} = V_{IN} = 2.5 V, V_{OUT} = V_{FB} , T_J = 25 °C, unless otherwise specified.






Figure 5. Load regulation vs. temperature (V_{IN} = 2.5 V, V_{OUT} = V_{FB})








DS12170 - Rev 2 page 9/19



Figure 8. Quiescent current vs. temperature (V_{IN} = 2.2 V)







DS12170 - Rev 2 page 10/19



Figure 14. Feedback pin current vs. temperature




Figure 15. Reverse current vs. temperature




Figure 16. Dropout voltage vs. temperature




Figure 17. Dropout voltage vs. output current




Figure 18. Dropout voltage vs. input voltage






Figure 19. R_{MS} noise vs. C_{FB}



DS12170 - Rev 2 page 11/19











Figure 22. Line transient V_{IN} V_{OUT} V_{IN} V_{IN} V







DS12170 - Rev 2 page 12/19




8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

8.1 DFN8 (3 x 3 mm) package information

Figure 26. DFN8 (3 x 3 mm) package outline




DS12170 - Rev 2 page 13/19



Table 7. DFN8 (3 x 3 mm) mechanical data

Dim.		mm		
Dilli.	Min.	Тур.	Max.	
Α	0.80	0.85	0.90	
A1	0.00	-	0.05	
A3		0.20 REF.		
b	0.28	0.31	0.34	
D	3.00 BSC			
D2	1.70	1.75	1.80	
е		0.65 BSC		
E		3.00 BSC		
E2	1.45	1.50	1.55	
L	0.35	0.40	0.45	
k	0.20			
N	8			

Figure 27. DFN8 (3 x 3 mm) recommended footprint



DS12170 - Rev 2 page 14/19



8.2 DFN8 (3 x 3 mm) packing information

Figure 28. DFN8 (3 x 3 mm) tape outline





Table 8. DFN8 (3 x 3 mm) tape mechanical data

Dim.	mm
Dini.	Value
Ao	3.30 ±0.10
Во	3.30 ±0.10
Ко	1.10 ±0.10

DS12170 - Rev 2 page 15/19



Figure 29. DFN8 (3 x 3 mm) reel outline



DS12170 - Rev 2 page 16/19



9 Ordering information

Table 9. Order codes

DFN8-3x3		Output voltage	
Order code	Marking	Output voltage	
LD59100PUR	5910	Adjustable	

DS12170 - Rev 2 page 17/19



Revision history

Table 10. Document revision history

Date	Revision	Changes	
06-Sep-2017	1	Initial release	
21-Nov-2018	2	Updated Figure 15. Reverse current vs. temperature	

DS12170 - Rev 2 page 18/19



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS12170 - Rev 2 page 19/19