

FEATURES

- Inputs terminated internally at $50\ \Omega$
- Differential and single-ended operation
- Fast rise and fall times: 21/19 ps
- Low power consumption: 240 mW (typical)
- Programmable differential
- Output voltage swing: 600 mV to 1200 mV
- Propagation delay: 95 ps
- Single supply: 3.3 V
- 16-terminal, ceramic $3\text{ mm} \times 3\text{ mm}$ LCC package

APPLICATIONS

- RF automatic test equipment (ATE) applications
- Broadband test and measurement
- Serial data transmission up to 13 Gbps
- Digital logic systems up to 13 GHz

GENERAL DESCRIPTION

The HMC745 is a XOR/XNOR gate function designed to support data transmission rates of up to 13 Gbps, and clock frequencies as high as 13 GHz. The HMC745 also features an output level control pin, VR, which permits loss compensation or signal level optimization.

All input and output signals to the HMC745 are terminated with $50\ \Omega$ to V_{CC} on-chip, and can be either ac-coupled or dc-coupled.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Inputs or outputs can be connected directly to a $50\ \Omega$ V_{CC} terminated system, while dc blocking capacitors may be used if the terminating system is $50\ \Omega$ to ground. The HMC745 operates from a single 3.3 V dc supply, and is available in a ceramic, RoHS compliant, $3\text{ mm} \times 3\text{ mm}$ LCC package.

HMC745* PRODUCT PAGE QUICK LINKS

Last Content Update: 10/31/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

EVALUATION KITS

- HMC745LC3 Evaluation Board

DOCUMENTATION

Data Sheet

- HMC745: 13 Gbps, Fast Rise Time XOR/XNOR Gate with Programmable Output Voltage and Positive Supply Data Sheet

TOOLS AND SIMULATIONS

- HMC745 IBIS Model

REFERENCE MATERIALS

Quality Documentation

- Package/Assembly Qualification Test Report: LC3, LC3B, LC3C (QTR: 2014-00376 REV: 01)
- Semiconductor Qualification Test Report: BiCMOS-C (QTR: 2013-00241)

DESIGN RESOURCES

- HMC745 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all HMC745 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

TABLE OF CONTENTS

Features	1	Pin Configuration and Function Descriptions.....	5
Applications.....	1	Interface Schematics	5
Functional Block Diagram	1	Typical Performance Characteristics	6
General Description	1	Theory of Operation	8
Revision History	2	Applications Information	9
Specifications.....	3	Evaluation Printed Circuit Board (PCB).....	9
Electrical Specifications.....	3	Outline Dimensions	11
Absolute Maximum Ratings.....	4	Ordering Guide	11
ESD Caution.....	4		

REVISION HISTORY

10/2017—Rev. 02.0514 to Rev. C

This Hittite Microwave Products data sheet has been reformatted to meet the styles and standards of Analog Devices, Inc.

Updated Format.....	Universal
Change to Features Section, General Description Section, and	
Figure 1 Caption.....	1
Changes to Table 2.....	4
Changes to Figure 2 Caption.....	5
Deleted Figure 7; Renumbered Sequentially.....	5
Changes to Theory of Operation Section.....	8
Changes to Evaluation Printed Circuit Board (PCB) Section	9
Changes to Figure 18 Caption.....	10
Changes to Figure 19 Caption.....	11
Updated Outline Dimensions	12
Changes to Ordering Guide	12

SPECIFICATIONS

ELECTRICAL SPECIFICATIONS

$T_A = 25^\circ\text{C}$ and $V_{CC} = 3.3\text{ V}$, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
POWER SUPPLY VOLTAGE		3.0	3.3	3.6	V
Voltage					
Current			72		
MAXIMUM DATA RATE			13		Gbps
MAXIMUM CLOCK RATE			13		GHz
INPUT VOLTAGE					
High		2.8		3.8	V
Low		2.1		3.3	V
INPUT RETURN LOSS	Frequency < 13 GHz		10		dB
OUTPUT AMPLITUDE					
Single-Ended			550		mV p-p
Differential			1100		mV p-p
OUTPUT VOLTAGE					
High			3.25		V
Low			2		V
OUTPUT	Differential, 20 % to 80 %				
Rise Time			21		ps
Fall Time			19		ps
OUTPUT RETURN LOSS	Frequency < 13 GHz		10		dB
SMALL SIGNAL GAIN			27		dB
JITTER					
Random, J_R				0.2	ps, rms
Deterministic, J_D	$2^{15} - 1$ PRBS input ¹		2		ps p-p
PROPAGATION DELAY, t_D			95		ps

¹ Deterministic jitter is calculated by simultaneously measuring the jitter of a 300 mV input, 13 GHz input, a $2^{15} - 1$ PRBS input, and a single-ended output.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Power Supply Voltage (V_{CC})	$V_{CC} - 0.5\text{ V}$ to 3.75 V
Input Signals	$V_{CC} - 2\text{ V}$ to $+V_{CC} + 0.5\text{ V}$
Output Signals	$V_{CC} - 1.5\text{ V}$ to $+V_{CC} + 0.5\text{ V}$
Continuous P_{DISS} ($T = 85^\circ\text{C}$) (Derate $17\text{ mW}/^\circ\text{C}$ Above 85°C)	0.68 W
Thermal Resistance (R_{TH-JP}), Worst Case Junction to Package Pad	$59^\circ\text{C}/\text{W}$
Maximum Junction Temperature	125°C
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Operating Temperature Range	-40°C to $+85^\circ\text{C}$
Electrostatic Discharge (ESD) Sensitivity, Human Body Model (HBM)	Class 1C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.


ESD CAUTION



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES
1. EXPOSED PAD. EXPOSED PAD MUST BE CONNECTED TO GND.

Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 4, 5, 8, 9, 12	GND	Signal Ground.
2, 3	AN, AP	Clock/Data Input A.
6, 7	BP, BN	Clock/Data Input B.
10, 11	DN, DP	Clock/Data Output.
13, 16	V _{CC}	Positive Supply.
14, Package Base	GND	Supply Ground.
15	VR	Output Level Control. Output level can be adjusted by applying a voltage to VR per Figure 10.
	EPAD	Exposed Pad. Exposed pad must be connected to GND.

INTERFACE SCHEMATICS



Figure 3. GND Interface Schematic




Figure 4. AN, AP Interface Schematic




Figure 5. BP, BN Interface Schematic




Figure 6. DN, DP Interface Schematic




Figure 7. VR Interface Schematic

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. DC Current vs. Supply Voltage, VR = 3.3 V, Frequency = 13 GHz



Figure 11. Output (V_{OUT}) Differential vs. Supply Voltage, VR = 3.3 V, Frequency = 13 GHz

Figure 9. Rise/Fall Time vs. Supply Voltage, Frequency = 13 GHz




Figure 12. Output (V_{OUT}) Differential vs. Frequency, VR = 3.3 VFigure 10. Output (V_{OUT}) Differential vs. VR, Frequency = 13 GHz

Figure 13. Rise/Fall Time vs. VR, Frequency = 13 GHz




Figure 14. Input Return Loss vs. Frequency




Figure 16. Output Return Loss vs. Frequency




Figure 15. Eye Diagram, Waveform Generated with an Agilent N4903A J-Bert,
Rate = 13 Gbps, Eye Diagram Data Presented on a Tektronix CSA 8000,
Device is AC-Coupled to Scope

THEORY OF OPERATION

The HMC745 consists of an XOR/XNOR stage followed by an output driver stage. The XOR/XNOR stage accepts two differential input pairs; AN/AP and BN/BP, and gives one differential output. The following output driving stage drives the line with a 50 Ω single-ended or 100 Ω differential. The output stage has a tunable voltage swing feature that allows the tune to swing between 600 mV p-p to 1200 mV p-p. All input/output interfaces are referenced to 3.3 V with a 50 Ω resistor.

APPLICATIONS INFORMATION

Truth Table¹

Input		Outputs
A	B	D
L	L	L
L	H	H
H	L	H
H	H	L

¹ A = AP – AN, B = BP – BN, D = DP – DN, H is the positive voltage level, and L is the negative voltage level.




Figure 17. Timing Diagram

EVALUATION PRINTED CIRCUIT BOARD (PCB)

The circuit board used in the application must use RF circuit design techniques. Signal lines must have 50 Ω impedance while the package ground leads must be connected directly to the ground plane. The exposed package base must be connected to GND. A sufficient number of via holes must be used to connect the top and bottom ground planes. The evaluation circuit board shown is available from Analog Devices, Inc., upon request.

Table 4. Connector Description

Item	Description
J1	AN
J2	AP
J3	BP
J4	BN
J5	DN
J6	DP
J7	GND
J8	VR
J9	V _{CC}

Table 5. List of Materials for Evaluation PCB 122517¹

Item	Description
J1 to J6	PCB mount SMA RF connectors
J7 to J9	DC pin
JP1	Shorting jumper
C1, C2	4.7 μ F capacitor, tantalum
C3 to C5	100 pF capacitor, 0402 package
R2	10 Ω resistor, 0603 package
U1	HMC745LC3, high speed logic, XOR/XNOR
PCB ²	122515 evaluation board

¹ Reference this number when ordering complete evaluation PCB.

² The circuit board material is Arlon 25FR.




Figure 18. Evaluation Board





Figure 19. Evaluation Board Schematic

OUTLINE DIMENSIONS



ORDERING GUIDE

Model ¹	MSL Rating ²	Temperature Range	Package Description	Package Option
HMC745LC3	MSL3	−40°C to +85°C	16-Terminal Ceramic Leadless Chip Carrier [LCC]	E-16-1
HMC745LC3TR	MSL3	−40°C to +85°C	16-Terminal Ceramic Leadless Chip Carrier [LCC]	E-16-1
HMC745LC3TR-R5	MSL3	−40°C to +85°C	16-Terminal Ceramic Leadless Chip Carrier [LCC]	E-16-1
122517-HMC745LC3			Evaluation Board	

¹ All models are RoHS compliant.

² Maximum peak reflow temperature of 26 °C.