



**ANALOG
DEVICES**

Low Voltage 1.15 V to 5.5 V, Single-Channel Bidirectional Logic Level Translator

ADG3301

FEATURES

Bidirectional level translation

Operates from 1.15 V to 5.5 V

Low quiescent current < 5 μ A

No direction pin

APPLICATIONS

SPI[®], MICROWIRE[®] level translation

Low voltage ASIC level translation

Smart card readers

Cell phones and cell phone cradles

Portable communication devices

Telecommunications equipment

Network switches and routers

Storage systems (SAN/NAS)

Computing/server applications

GPS

Portable POS systems

Low cost serial interfaces

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

GENERAL DESCRIPTION

The ADG3301 is a single-channel, bidirectional logic level translator. It can be used in multivoltage digital system applications such as data transfer between a low voltage DSP/controller and a higher voltage device. The internal architecture allows the device to perform bidirectional logic level translation without an additional signal to set the direction in which the translation takes place.

The voltage applied to V_{CCA} sets the logic levels on the A side of the device, while V_{CCY} sets the levels on the Y side. For proper operation, V_{CCA} must always be less than V_{CCY} . The V_{CCA} -compatible logic signals applied to the A pin appear as V_{CCY} -compatible levels on the Y pin. Similarly, V_{CCY} -compatible logic levels applied to the Y pin appear as V_{CCA} -compatible logic levels on the A pin. The enable pin (EN) provides three-state operation on both the A pin and the Y pin. When the device enable pin is pulled low, the terminals on both sides of the device are in the high impedance state. The EN pin is referred to the V_{CCA} supply voltage and driven high for normal operation.

The ADG3301 is available in a compact 6-lead SC70 package and is guaranteed to operate over the 1.15 V to 5.5 V supply voltage range and extended -40°C to $+85^{\circ}\text{C}$ temperature range.

PRODUCT HIGHLIGHTS

1. Bidirectional level translation.
2. Fully guaranteed over the 1.15 V to 5.5 V supply range.
3. No direction pin.
4. Compact 6-lead SC70 package.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

Fax: 781.461.3113

www.analog.com

© 2005 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features	1	Theory of Operation	16
Applications.....	1	Level Translator Architecture	16
Functional Block Diagram	1	Input Driving Requirements.....	16
General Description	1	Output Load Requirements	16
Product Highlights	1	Enable Operation	16
Specifications.....	3	Power Supplies.....	16
Absolute Maximum Ratings.....	6	Data Rate	17
ESD Caution.....	6	Applications.....	18
Pin Configuration and Function Descriptions.....	7	Layout Guidelines.....	18
Typical Performance Characteristics	8	Outline Dimensions	19
Test Circuits.....	12	Ordering Guide	19
Terminology	15		

REVISION HISTORY

12/05—Revision 0: Initial Version

SPECIFICATIONS

$V_{CCY} = 1.65\text{ V to }5.5\text{ V}$, $V_{CCA} = 1.15\text{ V to }V_{CCY}$, $GND = 0\text{ V}$. All specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Table 1.

Parameter ¹	Symbol	Conditions	Min	Typ ²	Max	Unit
LOGIC INPUTS/OUTPUTS						
A Side						
Input High Voltage ³	V_{IHA}	$V_{CCA} = 1.15\text{ V}$	$V_{CCA} - 0.3$			V
	V_{IHA}	$V_{CCA} = 1.2\text{ V to }5.5\text{ V}$	$0.65 \times V_{CCA}$			V
Input Low Voltage ³	V_{ILA}				$0.35 \times V_{CCA}$	V
Output High Voltage	V_{OHA}	$V_Y = V_{CCY}$, $I_{OH} = 20\text{ }\mu\text{A}$, see Figure 27	$V_{CCA} - 0.4$			V
Output Low Voltage	V_{OLA}	$V_Y = 0\text{ V}$, $I_{OL} = 20\text{ }\mu\text{A}$, see Figure 27			0.4	V
Capacitance ³	C_A	$f = 1\text{ MHz}$, $EN = 0$, see Figure 32		9		pF
Leakage Current	$I_{LA,HIZ}$	$V_A = 0\text{ V}/V_{CCA}$, $EN = 0$, see Figure 29			± 1	μA
Y Side						
Input High Voltage ³	V_{IHY}		$0.65 \times V_{CCY}$			V
Input Low Voltage ³	V_{ILY}				$0.35 \times V_{CCY}$	V
Output High Voltage	V_{OHY}	$V_A = V_{CCA}$, $I_{OH} = 20\text{ }\mu\text{A}$, see Figure 28	$V_{CCY} - 0.4$			V
Output Low Voltage	V_{OLY}	$V_A = 0\text{ V}$, $I_{OL} = 20\text{ }\mu\text{A}$, see Figure 28			0.4	V
Capacitance ³	C_Y	$f = 1\text{ MHz}$, $EN = 0$, see Figure 33		6		pF
Leakage Current	$I_{LY,HIZ}$	$V_Y = 0\text{ V}/V_{CCY}$, $EN = 0$, see Figure 30			± 1	μA
Enable (EN)						
Input High Voltage ³	V_{IHEN}	$V_{CCA} = 1.15\text{ V}$	$V_{CCA} - 0.3$			V
	V_{IHEN}	$V_{CCA} = 1.2\text{ V to }5.5\text{ V}$	$0.65 \times V_{CCA}$			V
Input Low Voltage ³	V_{ILEN}				$0.35 \times V_{CCA}$	V
Leakage Current	I_{LEN}	$V_{EN} = 0\text{ V}/V_{CCA}$, $V_A = 0\text{ V}$, see Figure 31			± 1	μA
Capacitance ³	C_{EN}			3		pF
Enable Time ³	t_{EN}	$R_S = R_T = 50\text{ }\Omega$, $V_A = 0\text{ V}/V_{CCA}$ (A $\rightarrow$ Y), $V_Y = 0\text{ V}/V_{CCY}$ (Y $\rightarrow$ A), see Figure 34		1	1.8	μs
SWITCHING CHARACTERISTICS ³						
$3.3\text{ V} \pm 0.3\text{ V} \leq V_{CCA} \leq V_{CCY}$, $V_{CCY} = 5\text{ V} \pm 0.5\text{ V}$						
A $\rightarrow$ Y Level Translation						
		$R_S = R_T = 50\text{ }\Omega$, $C_L = 50\text{ pF}$, see Figure 35				
Propagation Delay	$t_{P,A\rightarrow Y}$			6	10	ns
Rise Time	$t_{R,A\rightarrow Y}$			2	3.5	ns
Fall Time	$t_{F,A\rightarrow Y}$			2	3.5	ns
Maximum Data Rate	$D_{MAX,A\rightarrow Y}$		50			Mbps
Part-to-Part Skew	$t_{PPSKEW,A\rightarrow Y}$				3	ns
Y $\rightarrow$ A Level Translation						
		$R_S = R_T = 50\text{ }\Omega$, $C_L = 15\text{ pF}$, see Figure 36				
Propagation Delay	$t_{P,Y\rightarrow A}$			4	7	ns
Rise Time	$t_{R,Y\rightarrow A}$			1	3	ns
Fall Time	$t_{F,Y\rightarrow A}$			3	7	ns
Maximum Data Rate	$D_{MAX,Y\rightarrow A}$		50			Mbps
Part-to-Part Skew	$t_{PPSKEW,Y\rightarrow A}$				2	ns
$1.8\text{ V} \pm 0.15\text{ V} \leq V_{CCA} \leq V_{CCY}$, $V_{CCY} = 3.3\text{ V} \pm 0.3\text{ V}$						
A $\rightarrow$ Y Translation						
		$R_S = R_T = 50\text{ }\Omega$, $C_L = 50\text{ pF}$, see Figure 35				
Propagation Delay	$t_{P,A\rightarrow Y}$			8	11	ns
Rise Time	$t_{R,A\rightarrow Y}$			2	5	ns
Fall Time	$t_{F,A\rightarrow Y}$			2	5	ns
Maximum Data Rate	$D_{MAX,A\rightarrow Y}$		50			Mbps
Part-to-Part Skew	$t_{PPSKEW,A\rightarrow Y}$				4	ns

ADG3301

Parameter ¹	Symbol	Conditions	Min	Typ ²	Max	Unit
Y→A Translation		$R_S = R_T = 50\ \Omega$, $C_L = 15\ \text{pF}$, see Figure 36				
Propagation Delay	$t_{P,Y \rightarrow A}$			5	8	ns
Rise Time	$t_{R,Y \rightarrow A}$			2	3.5	ns
Fall Time	$t_{F,Y \rightarrow A}$			2	3.5	ns
Maximum Data Rate	$D_{MAX,Y \rightarrow A}$		50			Mbps
Part-to-Part Skew	$t_{PPSKEW,Y \rightarrow A}$				3	ns
1.15 V to 1.3 V $\leq V_{CCA} \leq V_{CCY}$, $V_{CCY} = 3.3\ \text{V} \pm 0.3\ \text{V}$						
A→Y Translation		$R_S = R_T = 50\ \Omega$, $C_L = 50\ \text{pF}$, see Figure 35				
Propagation Delay	$t_{P,A \rightarrow Y}$			9	18	ns
Rise Time	$t_{R,A \rightarrow Y}$			3	5	ns
Fall Time	$t_{F,A \rightarrow Y}$			2	5	ns
Maximum Data Rate	$D_{MAX,A \rightarrow Y}$		40			Mbps
Part-to-Part Skew	$t_{PPSKEW,A \rightarrow Y}$				10	ns
Y→A Translation		$R_S = R_T = 50\ \Omega$, $C_L = 15\ \text{pF}$, see Figure 36				
Propagation Delay	$t_{P,Y \rightarrow A}$			5	9	ns
Rise Time	$t_{R,Y \rightarrow A}$			2	4	ns
Fall Time	$t_{F,Y \rightarrow A}$			2	4	ns
Maximum Data Rate	$D_{MAX,Y \rightarrow A}$		40			Mbps
Part-to-Part Skew	$t_{PPSKEW,Y \rightarrow A}$				4	ns
1.15 V to 1.3 V $\leq V_{CCA} \leq V_{CCY}$, $V_{CCY} = 1.8\ \text{V} \pm 0.3\ \text{V}$						
A→Y Translation		$R_S = R_T = 50\ \Omega$, $C_L = 50\ \text{pF}$, see Figure 35				
Propagation Delay	$t_{P,A \rightarrow Y}$			12	25	ns
Rise Time	$t_{R,A \rightarrow Y}$			7	12	ns
Fall Time	$t_{F,A \rightarrow Y}$			3	5	ns
Maximum Data Rate	$D_{MAX,A \rightarrow Y}$		25			Mbps
Part-to-Part Skew	$t_{PPSKEW,A \rightarrow Y}$				15	ns
Y→A Translation		$R_S = R_T = 50\ \Omega$, $C_L = 15\ \text{pF}$, see Figure 36				
Propagation Delay	$t_{P,Y \rightarrow A}$			14	35	ns
Rise Time	$t_{R,Y \rightarrow A}$			5	16	ns
Fall Time	$t_{F,Y \rightarrow A}$			2.5	6.5	ns
Maximum Data Rate	$D_{MAX,Y \rightarrow A}$		25			Mbps
Part-to-Part Skew	$t_{PPSKEW,Y \rightarrow A}$				23.5	ns
2.5 V $\pm 0.2\ \text{V} \leq V_{CCA} \leq V_{CCY}$, $V_{CCY} = 3.3\ \text{V} \pm 0.3\ \text{V}$						
A→Y Translation		$R_S = R_T = 50\ \Omega$, $C_L = 50\ \text{pF}$, see Figure 35				
Propagation Delay	$t_{P,A \rightarrow Y}$			7	10	ns
Rise Time	$t_{R,A \rightarrow Y}$			2.5	4	ns
Fall Time	$t_{F,A \rightarrow Y}$			2	5	ns
Maximum Data Rate	$D_{MAX,A \rightarrow Y}$		60			Mbps
Part-to-Part Skew	$t_{PPSKEW,A \rightarrow Y}$				4	ns
Y→A Translation		$R_S = R_T = 50\ \Omega$, $C_L = 15\ \text{pF}$, see Figure 36				
Propagation Delay	$t_{P,Y \rightarrow A}$			5	8	ns
Rise Time	$t_{R,Y \rightarrow A}$			1	4	ns
Fall Time	$t_{F,Y \rightarrow A}$			3	5	ns
Maximum Data Rate	$D_{MAX,Y \rightarrow A}$		60			Mbps
Part-to-Part Skew	$t_{PPSKEW,Y \rightarrow A}$				3	ns

Parameter ¹	Symbol	Conditions	Min	Typ ²	Max	Unit
POWER REQUIREMENTS						
Power Supply Voltages	V_{CCA}	$V_{CCA} \leq V_{CCY}$	1.15		5.5	V
	V_{CCY}		1.65		5.5	V
Quiescent Power Supply Current	I_{CCA}	$V_A = 0\text{ V}/V_{CCA}$, $V_Y = 0\text{ V}/V_{CCY}$, $V_{CCA} = V_{CCY} = 5.5\text{ V}$, EN = 1		0.17	5	μA
	I_{CCY}	$V_A = 0\text{ V}/V_{CCA}$, $V_Y = 0\text{ V}/V_{CCY}$, $V_{CCA} = V_{CCY} = 5.5\text{ V}$, EN = 1		0.27	5	μA
Three-State Mode Power Supply Current	I_{HIZA}	$V_{CCA} = V_{CCY} = 5.5\text{ V}$, EN = 0		0.1	5	μA
	I_{HIZY}	$V_{CCA} = V_{CCY} = 5.5\text{ V}$, EN = 0		0.1	5	μA

¹ Temperature range for the B version is -40°C to $+85^{\circ}\text{C}$.

² All typical values are at $T_A = 25^{\circ}\text{C}$, unless otherwise noted.

³ Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Rating
V_{CCA} to GND	$-0.3\text{ V to }+7\text{ V}$
V_{CCY} to GND	V_{CCA} to $+7\text{ V}$
Digital Inputs (A)	$-0.3\text{ V to }V_{CCA} + 0.3\text{ V}$
Digital Inputs (Y)	$-0.3\text{ V to }V_{CCY} + 0.3\text{ V}$
EN to GND	$-0.3\text{ V to }+7\text{ V}$
Operating Temperature Range	
Industrial (B Version)	$-40^\circ\text{C to }+85^\circ\text{C}$
Storage Temperature Range	$-65^\circ\text{C to }+150^\circ\text{C}$
Junction Temperature	150°C
θ_{JA} Thermal Impedance (4-Layer Board)	
6-Lead SC70	494.1°C/W
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature (< 20 sec)	$260(+0/-5)^\circ\text{C}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{CCA}	Power Supply Voltage Input for the A I/O Pin ($1.15\text{ V} \leq V_{CCA} \leq V_{CCY}$).
2	A	Input/Output A. Referenced to V _{CCA} .
3	GND	Ground (0 V).
4	EN	Active High Enable Input.
5	Y	Input/Output Y. Referenced to V _{CCY} .
6	V _{CCY}	Power Supply Voltage Input for the Y I/O Pin ($1.65\text{ V} \leq V_{CCY} \leq 5.5\text{ V}$).

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. I_{CCA} vs. Data Rate (A→Y Level Translation)




Figure 6. I_{CCY} vs. Data Rate (Y→A Level Translation)




Figure 4. I_{CCY} vs. Data Rate (A→Y Level Translation)




Figure 7. I_{CCY} vs. Capacitive Load at Pin Y for A→Y (1.2V→1.8V) Level Translation




Figure 5. I_{CCA} vs. Data Rate (Y→A Level Translation)




Figure 8. I_{CCA} vs. Capacitive Load at Pin A for Y→A (1.8V→1.2V) Level Translation




Figure 9. I_{CCY} vs. Capacitive Load at Pin Y for A→Y (1.8 V→3.3 V) Level Translation




Figure 12. I_{CCA} vs. Capacitive Load at Pin A for Y→A (5 V→3.3 V) Level Translation




Figure 10. I_{CCA} vs. Capacitive Load at Pin A for Y→A (3.3 V→1.8 V) Level Translation




Figure 13. Rise Time vs. Capacitive Load at Pin Y (A→Y Level Translation)




Figure 11. I_{CCY} vs. Capacitive Load at Pin Y for A→Y (3.3 V→5 V) Level Translation




Figure 14. Fall Time vs. Capacitive Load at Pin Y (A→Y Level Translation)




Figure 15. Rise Time vs. Capacitive Load at Pin A (Y→A Level Translation)




Figure 18. Propagation Delay (t_{PHL}) vs. Capacitive Load at Pin Y (A→Y Level Translation)




Figure 16. Fall Time vs. Capacitive Load at Pin A (Y→A Level Translation)




Figure 19. Propagation Delay (t_{PLH}) vs. Capacitive Load at Pin A (Y→A Level Translation)




Figure 17. Propagation Delay (t_{PLH}) vs. Capacitive Load at Pin Y (A→Y Level Translation)




Figure 20. Propagation Delay (t_{PHL}) vs. Capacitive Load at Pin A (Y→A Level Translation)




Figure 21. Eye Diagram at Y Output
(1.2 V to 1.8 V Level Translation, 25 Mbps)




Figure 24. Eye Diagram at A Output
(3.3 V to 1.8 V Level Translation, 50 Mbps)




Figure 22. Eye Diagram at A Output
(1.8 V to 1.2 V Level Translation, 25 Mbps)




Figure 25. Eye Diagram at Y Output
(3.3 V to 5 V Level Translation, 50 Mbps)




Figure 23. Eye Diagram at Y Output
(1.8 V to 3.3 V Level Translation, 50 Mbps)




Figure 26. Eye Diagram at A Output
(5 V to 3.3 V Level Translation, 50 Mbps)

TEST CIRCUITS




Figure 27. V_{OH}/V_{OL} Voltages at Pin A




Figure 30. Three-State Leakage Current at Pin Y




Figure 28. V_{OH}/V_{OL} Voltages at Pin Y




Figure 31. EN Pin Leakage Current




Figure 29. Three-State Leakage Current at Pin A




Figure 32. Capacitance at Pin A







Figure 33. Capacitance at Pin Y



NOTE:
 t_{EN} IS THE LARGEST OF t_{EN1} AND t_{EN2} IN BOTH A→Y AND Y→A DIRECTIONS.

05517-034

Figure 34. Enable Time

ADG3301





Figure 36. Switching Characteristics (Y→A Level Translation)

TERMINOLOGY

V_{IHA}

Logic input high voltage at Pin A.

V_{ILA}

Logic input low voltage at Pin A.

V_{OHA}

Logic output high voltage at Pin A.

V_{OLA}

Logic output low voltage at Pin A.

C_A

Capacitance measured at Pin A (EN = 0).

I_{LA, HIZ}

Leakage current at Pin A when EN = 0 (Pin A three-stated).

V_{IHY}

Logic input high voltage at Pin Y.

V_{ILY}

Logic input low voltage at Pin Y.

V_{OHY}

Logic output high voltage at Pin Y.

V_{OLY}

Logic output low voltage at Pin Y.

C_Y

Capacitance measured at Pin Y (EN = 0).

I_{LY, HIZ}

Leakage current at pin and when EN = 0 (Pin A three-stated).

V_{IHEN}

Logic input high voltage at the EN pin.

V_{ILEN}

Logic input low voltage at the EN pin.

C_{EN}

Capacitance measured at EN pin.

I_{LEN}

Enable (EN) pin leakage current.

t_{EN}

Three-state enable time for Pin A and Pin Y.

t_{P, A→Y}

Propagation delay when translating logic levels in the A→Y direction.

t_{R, A→Y}

Rise time when translating logic levels in the A→Y direction.

t_{F, A→Y}

Fall time when translating logic levels in the A→Y direction.

D_{MAX, A→Y}

Guaranteed data rate when translating logic levels in the A→Y direction under the driving and loading conditions specified in Table 1.

t_{PPSKEW, A→Y}

Difference in propagation delay between any one channel and the same channel on a different part (under same driving/loading conditions) when translating in the A→Y direction.

t_{P, Y→A}

Propagation delay when translating logic levels in the Y→A direction.

t_{R, Y→A}

Rise time when translating logic levels in the Y→A direction.

t_{F, Y→A}

Fall time when translating logic levels in the Y→A direction.

D_{MAX, Y→A}

Guaranteed data rate when translating logic levels in the Y→A direction under the driving and loading conditions specified in Table 1.

t_{PPSKEW, Y→A}

Difference in propagation delay between any one channel and the same channel on a different part (under the same driving/loading conditions) when translating in the Y→A direction.

I_{CCA}

V_{CCA} supply current.

I_{CCY}

V_{CCY} supply current.

I_{HIZA}

V_{CCA} supply current during three-state mode (EN = 0).

I_{HIZY}

V_{CCY} supply current during three-state mode (EN = 0).

LEVEL TRANSLATOR ARCHITECTURE

The circuit diagram shows a 1-bit full adder implemented using a 74VHC00 hex inverters and a 74VHC123 monostable multivibrator. The circuit is powered by two supply rails, V_{CCA} and V_{CCY} , which are connected to the gates of four MOSFETs: $T1$ and $T2$ at the top, and $T4$ and $T3$ at the bottom. The gates of $T1$ and $T4$ are connected to V_{CCA} , while the gates of $T2$ and $T3$ are connected to V_{CCY} . The drains of $T1$ and $T2$ are connected to V_{CCA} and V_{CCY} respectively. The drains of $T4$ and $T3$ are connected to ground. The sources of $T1$ and $T4$ are connected to ground, while the sources of $T2$ and $T3$ are connected to V_{CCY} and V_{CCA} respectively. The circuit includes two inverters, $U1$ and $U2$, connected in series. The input A is connected to the input of $U1$. The output of $U1$ is connected to the input of $U2$. The output of $U2$ is connected to the input of $U3$. The output of $U3$ is connected to the input of $U4$. The output of $U4$ is connected to the input of $U5$. The output of $U5$ is connected to the input of $U6$. The output of $U6$ is connected to the input of $U7$. The output of $U7$ is connected to the input of $U8$. The output of $U8$ is connected to the input of $U9$. The output of $U9$ is connected to the input of $U10$. The output of $U10$ is connected to the input of $U11$. The output of $U11$ is connected to the input of $U12$. The output of $U12$ is connected to the input of $U13$. The output of $U13$ is connected to the input of $U14$. The output of $U14$ is connected to the input of $U15$. The output of $U15$ is connected to the input of $U16$. The output of $U16$ is connected to the input of $U17$. The output of $U17$ is connected to the input of $U18$. The output of $U18$ is connected to the input of $U19$. The output of $U19$ is connected to the input of $U20$. The output of $U20$ is connected to the input of $U21$. The output of $U21$ is connected to the input of $U22$. The output of $U22$ is connected to the input of $U23$. The output of $U23$ is connected to the input of $U24$. The output of $U24$ is connected to the input of $U25$. The output of $U25$ is connected to the input of $U26$. The output of $U26$ is connected to the input of $U27$. The output of $U27$ is connected to the input of $U28$. The output of $U28$ is connected to the input of $U29$. The output of $U29$ is connected to the input of $U30$. The output of $U30$ is connected to the input of $U31$. The output of $U31$ is connected to the input of $U32$. The output of $U32$ is connected to the input of $U33$. The output of $U33$ is connected to the input of $U34$. The output of $U34$ is connected to the input of $U35$. The output of $U35$ is connected to the input of $U36$. The output of $U36$ is connected to the input of $U37$. The output of $U37$ is connected to the input of $U38$. The output of $U38$ is connected to the input of $U39$. The output of $U39$ is connected to the input of $U40$. The output of $U40$ is connected to the input of $U41$. The output of $U41$ is connected to the input of $U42$. The output of $U42$ is connected to the input of $U43$. The output of $U43$ is connected to the input of $U44$. The output of $U44$ is connected to the input of $U45$. The output of $U45$ is connected to the input of $U46$. The output of $U46$ is connected to the input of $U47$. The output of $U47$ is connected to the input of $U48$. The output of $U48$ is connected to the input of $U49$. The output of $U49$ is connected to the input of $U50$. The output of $U50$ is connected to the input of $U51$. The output of $U51$ is connected to the input of $U52$. The output of $U52$ is connected to the input of $U53$. The output of $U53$ is connected to the input of $U54$. The output of $U54$ is connected to the input of $U55$. The output of $U55$ is connected to the input of $U56$. The output of $U56$ is connected to the input of $U57$. The output of $U57$ is connected to the input of $U58$. The output of $U58$ is connected to the input of $U59$. The output of $U59$ is connected to the input of $U60$. The output of $U60$ is connected to the input of $U61$. The output of $U61$ is connected to the input of $U62$. The output of $U62$ is connected to the input of $U63$. The output of $U63$ is connected to the input of $U64$. The output of $U64$ is connected to the input of $U65$. The output of $U65$ is connected to the input of $U66$. The output of $U66$ is connected to the input of $U67$. The output of $U67$ is connected to the input of $U68$. The output of $U68$ is connected to the input of $U69$. The output of $U69$ is connected to the input of $U70$. The output of $U70$ is connected to the input of $U71$. The output of $U71$ is connected to the input of $U72$. The output of $U72$ is connected to the input of $U73$. The output of $U73$ is connected to the input of $U74$. The output of $U74$ is connected to the input of $U75$. The output of $U75$ is connected to the input of $U76$. The output of $U76$ is connected to the input of $U77$. The output of $U77$ is connected to the input of $U78$. The output of $U78$ is connected to the input of $U79$. The output of $U79$ is connected to the input of $U80$. The output of $U80$ is connected to the input of $U81$. The output of $U81$ is connected to the input of $U82$. The output of $U82$ is connected to the input of $U83$. The output of $U83$ is connected to the input of $U84$. The output of $U84$ is connected to the input of $U85$. The output of $U85$ is connected to the input of $U86$. The output of $U86$ is connected to the input of $U87$. The output of $U87$ is connected to the input of $U88$. The output of $U88$ is connected to the input of $U89$. The output of $U89$ is connected to the input of $U90$. The output of $U90$ is connected to the input of $U91$. The output of $U91$ is connected to the input of $U92$. The output of $U92$ is connected to the input of $U93$. The output of $U93$ is connected to the input of $U94$. The output of $U94$ is connected to the input of $U95$. The output of $U95$ is connected to the input of $U96$. The output of $U96$ is connected to the input of $U97$. The output of $U97$ is connected to the input of $U98$. The output of $U98$ is connected to the input of $U99$. The output of $U99$ is connected to the input of $U100$. The output of $U100$ is connected to the input of $U101$. The output of $U101$ is connected to the input of $U102$. The output of $U102$ is connected to the input of $U103$. The output of $U103$ is connected to the input of $U104$. The output of $U104$ is connected to the input of $U105$. The output of $U105$ is connected to the input of $U106$. The output of $U106$ is connected to the input of $U107$. The output of $U107$ is connected to the input of $U108$. The output of $U108$ is connected to the input of $U109$. The output of $U109$ is connected to the input of $U110$. The output of $U110$ is connected to the input of $U111$. The output of $U111$ is connected to the input of $U112$. The output of $U112$ is connected to the input of $U113$. The output of $U113$ is connected to the input of $U114$. The output of $U114$ is connected to the input of $U115$. The output of $U115$ is connected to the input of $U116$. The output of $U116$ is connected to the input of $U117$. The output of $U117$ is connected to the input of $U118$. The output of $U118$ is connected to the input of $U119$. The output of $U119$ is connected to the input of $U120$. The output of $U120$ is connected to the input of $U121$. The output of $U121$ is connected to the input of $U122$. The output of $U122$ is connected to the input of $U123$. The output of $U123$ is connected to the input of $U124$. The output of $U124$ is connected to the input of $U125$. The output of $U125$ is connected to the input of $U126$. The output of $U126$ is connected to the input of $U127$. The output of $U127$ is connected to the input of $U128$. The output of $U128$ is connected to the input of $U129$. The output of $U129$ is connected to the input of $U130$. The output of $U130$ is connected to the input of $U131$. The output of $U131$ is connected to the input of $U132$. The output of $U132$ is connected to the input of $U133$. The output of $U133$ is connected to the input of $U134$. The output of $U134$ is connected to the input of $U135$. The output of $U135$ is connected to the input of

The logic level translation in the $A \rightarrow Y$ direction is performed using a level translator (U1) and an inverter (U2), while the translation in the $Y \rightarrow A$ direction is performed using the inverters U3 and U4. The one-shot generator detects a rising or falling edge present on either the A side or the Y side of the channel. It sends a short pulse that turns on the PMOS transistors (T1 and T2) for a rising edge, or the NMOS transistors (T3 and T4) for a falling edge. This charges/discharges the capacitive load faster, which results in fast rise and fall times.

To ensure correct operation of the ADG3301, the circuit that drives the input of an ADG3301 channel must have an output impedance of less than or equal to 150 Ω and a minimum peak current driving capability of 36 mA.

The ADG3301 level translator is designed to drive CMOS-compatible loads. If current driving capability is required, it is recommended to use buffers between the ADG3301 outputs and the load.

The ADG3301 provides three-state operation at the A I/O pin and Y I/O pin by using the enable (EN) pin as shown in Table 4.

EN	Y I/O Pin	A I/O Pin
0	Hi-Z ¹	Hi-Z ¹
1	Normal operation ²	Normal operation ²

² In normal operation, the ADG3301 performs level translation.

While EN = 0, the ADG3301 enters into tri-state mode. In this mode, the current consumption from both the V_{CCA} and V_{CCY} supplies is reduced, allowing the user to save power, which is critical especially on battery-operated systems. The EN input pin can be driven with either V_{CCA}- or V_{CCY}-compatible logic levels.

For proper operation of the ADG3301, the voltage applied to the V_{CCA} must be always less than or equal to the voltage applied to V_{CCY} . To meet this condition, the recommended power-up sequence is V_{CCY} first and then V_{CCA} . The ADG3301 operates properly only after both supply voltages reach their nominal values. It is not recommended to use the part in a system where, during power-up, V_{CCA} may be greater than V_{CCY} due to a significant increase in the current taken from the V_{CCA} supply. For optimum performance, the V_{CCA} and V_{CCY} pins should be decoupled to GND, and placed as close as possible to the device.

DATA RATE

The maximum data rate at which the device is guaranteed to operate is a function of the V_{CCA} and V_{CCY} supply voltage combination and the load capacitance. It represents the maximum frequency of a square wave that can be applied to the I/O pins, which ensures that the device operates within the datasheet specifications in terms of output voltage (V_{OL} and V_{OH}) and

power dissipation (the junction temperature does not exceed the value specified under the Absolute Maximum Ratings section).

Table 5 shows the guaranteed data rates at which the ADG3301 can operate in both directions (A→Y or Y→A level translation) for various V_{CCA} and V_{CCY} supply combinations.

Table 5. Guaranteed Data Rate (Mbps)¹

V_{CCA}	V_{CCY}			
	1.8 V (1.65 V to 1.95 V)	2.5 V (2.3 V to 2.7 V)	3.3 V (3.0 V to 3.6 V)	5 V (4.5 V to 5.5 V)
1.2 V (1.15 V to 1.3 V)	25	30	40	40
1.8 V (1.65 V to 1.95 V)	–	45	50	50
2.5 V (2.3 V to 2.7 V)	–	–	60	50
3.3 V (3.0 V to 3.6 V)	–	–	–	50
5 V (4.5 V to 5.5 V)	–	–	–	–

¹ The load capacitance used is 50 pF when translating in the A→Y direction and 15 pF when translating in the Y→A direction.

APPLICATIONS

The ADG3301 is designed for digital circuits that operate at different supply voltages; therefore, logic level translation is required. The lower voltage logic signals are connected to the A pin, and the higher voltage logic signals are connected to the Y pin. The ADG3301 can provide level translation in both directions from A→Y or Y→A, eliminating the need for a level translator IC for each direction. The internal architecture allows the ADG3301 to perform bidirectional level translation without an additional signal to set the direction in which the translation is made. This simplifies the design by eliminating the timing requirements for the direction signal and reduces the number of ICs used for level translation.

Figure 38 shows an application where a 1.8 V microprocessor transfers data to or from a 3.3 V peripheral device using the ADG3301 level translator.




Figure 38 1.8 V to 3.3 V Level Translation Circuit

LAYOUT GUIDELINES

As with any high speed digital IC, the printed circuit board layout is important for the overall performance of the circuit. Care should be taken to ensure proper power supply bypass and return paths for the high speed signals. Each V_{CC} pin (V_{CCA} and V_{CCY}) should be bypassed using low effective series resistance (ESR) and effective series inductance (ESI) capacitors placed as close as possible to the V_{CCA} and V_{CCY} pins. The parasitic inductance of the high-speed signal track might cause significant overshoot. This effect can be reduced by keeping the length of the tracks as short as possible. A solid copper plane for the return path (GND) is also recommended.

OUTLINE DIMENSIONS




Figure 39. 6-Lead Thin Shrink Small Outline Transistor Package [SC70]
(KS-6)
Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Branding ¹	Package Option
ADG3301BKSZ-REEL ²	−40°C to +85°C	6-Lead Thin Shrink Small Outline Transistor Package	S0H	KS-6
ADG3301BKSZ-REEL7 ²	−40°C to +85°C	6-Lead Thin Shrink Small Outline Transistor Package	S0H	KS-6

¹ Branding on this package is limited to three characters due to space constraints.

² Z = Pb-free part.

ADG3301

NOTES