

16-BIT SINGLE-CHIP MICROCONTROLLER

DESCRIPTION

The 78K0R/KG3 is a 16-bit single-chip microcontroller that incorporates a 78K0R core.

This is an All Flash microcontroller, which has a single power supply flash memory with a self programming function as well as various other functions.

FEATURES

○ Internal ROM and RAM

Item Part Number	Program Memory (ROM)	Data Memory (RAM)
μ PD78F1168 ^{Note 2}	512 KB (flash memory)	30 KB
μ PD78F1167 ^{Note 2}	384 KB (flash memory)	24 KB
μ PD78F1166 ^{Note 1}	256 KB (flash memory)	12 KB
μ PD78F1165 ^{Note 1}	192 KB (flash memory)	10 KB

Item Part Number	Program Memory (ROM)	Data Memory (RAM)
μ PD78F1164 ^{Note 2}	128 KB (flash memory)	8 KB
μ PD78F1163 ^{Note 2}	96 KB (flash memory)	6 KB
μ PD78F1162 ^{Note 2}	64 KB (flash memory)	4 KB

- Notes**
1. Under development
 2. Under planning

- Minimum instruction execution time
 - 0.05 μ s (20 MHz@2.7 to 5.5 V)
 - 0.2 μ s (5 MHz@1.8 to 5.5 V)
- Operating clock
 - Main system clock
 - Internal high-speed oscillation clock: 8 MHz (TYP.)
 - Ceramic/crystal resonator/external clock: 2 to 20 MHz
 - Subsystem clock
 - 32.768 kHz
 - Watchdog timer (WDT) clock
 - Internal low-speed oscillation clock: 240 kHz (TYP.)
- Peripheral function
 - Power-on-clear (POC) circuit
 - Low-voltage detector (LVI)
 - Timer
 - 16-bit timer: 8 channels
 - Real-time counter: 1 channel
 - Watchdog timer: 1 channel
 - Serial interface:
 - CSI: 2 channels/UART: 1 channel
 - CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel
 - CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel
 - UART (LIN-bus supported): 1 channel
 - I²C: 1 channel
 - Key interrupt: 8 channels
 - External memory expansion space: 888 KB max.
(On-chip external bus interface function)

- A/D converter
 - 10-bit resolution A/D converter: 16 channels
- D/A converter
 - 8-bit resolution D/A converter: 2 channels
- DMA controller: 2 channels
- I/O port
 - Total: 88
 - CMOS I/O: 79
 - CMOS input: 4
 - CMOS output: 1
 - N-ch open-drain I/O: 4
- Multiplier
 - 16 bits $\times$ 16 bits
- Other
 - Self programming
 - Buzzer output/clock output
 - On-chip debug function
 - Safety function

<R> - BCD adjustment

Interrupt

- Internal: 28 channels
- External: 13 channels

Operating voltage range

- 1.8 V to 5.5 V

Package

- 100-pin plastic LQFP (14 $\times$ 20)
- 100-pin plastic LQFP (14 $\times$ 14)

The information contained in this document is being issued in advance of the production cycle for the product. The parameters for the product may change before final production or NEC Electronics Corporation, at its own discretion, may withdraw the product prior to its production. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

APPLICATIONS

Home appliances (laser printer motors, clothes washers, air conditioners, refrigerators)

Home audio systems

Digital cameras, digital video cameras

OVERVIEW OF FUNCTIONS

(1/2)

<R>

Item		μ PD78F1162 Note 1	μ PD78F1163 Note 1	μ PD78F1164 Note 1	μ PD78F1165 Note 2	μ PD78F1166 Note 2	μ PD78F1167 Note 1	μ PD78F1168 Note 1
Internal memory	Flash memory (self-programming supported)	64 KB	96 KB	128 KB	192 KB	256 KB	384 KB	512 KB
	RAM	4 KB	6 KB	8 KB	10 KB	12 KB	24 KB	30 KB
Memory space		1 MB						
External memory expansion space		888 KB max.	824 KB max.		760 KB max.	696 KB max.	568 KB max.	440 KB max.
Main system clock (Oscillation frequency)	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) 2 to 20 MHz: $V_{DD} = 2.7$ to 5.5 V, 2 to 5 MHz: $V_{DD} = 1.8$ to 5.5 V						
	Internal high-speed oscillation clock	Internal oscillation 8 MHz (TYP.): $V_{DD} = 1.8$ to 5.5 V						
Subsystem clock (Oscillation frequency)		XT1 (crystal) oscillation 32.768 kHz (TYP.): $V_{DD} = 1.8$ to 5.5 V						
Internal low-speed oscillation clock (For WDT)		Internal oscillation 240 kHz (TYP.): $V_{DD} = 1.8$ to 5.5 V						
General-purpose register		8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 banks)						
Minimum instruction execution time		0.05 μ s (High-speed system clock: $f_{MX} = 20$ MHz operation)						
		0.125 μ s (Internal high-speed oscillation clock: $f_{IH} = 8$ MHz (TYP.) operation)						
		61 μ s (Subsystem clock: $f_{SUB} = 32.768$ kHz operation)						
Instruction set		8-bit operation, 16-bit operation - Multiply (16 bits $\times$ 16 bits) - Bit manipulation (Set, reset, test, and Boolean operation), etc.						
I/O port		<u>Total:</u> 88 CMOS I/O: 79 CMOS input: 4 CMOS output: 1 N-ch open-drain I/O (6 V tolerance): 4						
Timer		16-bit timer: 8 channels - Watchdog timer: 1 channel - Real-time counter: 1 channel						
	Timer output	8 (PWM output: 7)						
	RTC output	2 1 Hz (Subsystem clock: $f_{SUB} = 32.768$ kHz) 512 Hz or 16.384 kHz or 32 kHz (Subsystem clock: $f_{SUB} = 32.768$ kHz)						
Clock output/buzzer output		2 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (peripheral hardware clock: $f_{MAIN} = 20$ MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: $f_{SUB} = 32.768$ kHz operation)						
A/D converter		10-bit resolution $\times$ 16 channels ($AV_{REF0} = 2.3$ to 5.5 V)						
D/A converter		8-bit resolution $\times$ 2 channels ($AV_{REF1} = 1.8$ to 5.5 V)						

<R>

- Notes**
1. Under planning
 2. Under development

(2/2)

<R>		Item	μ PD78F1162 Note 1	μ PD78F1163 Note 1	μ PD78F1164 Note 1	μ PD78F1165 Note 2	μ PD78F1166 Note 2	μ PD78F1167 Note 1	μ PD78F1168 Note 1
		Serial interface	• UART supporting LIN-bus: 1 channel • CSI: 2 channels/UART: 1 channel • CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel • CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel • I²C bus: 1 channel						
		Multiplier	16 bits $\times$ 16 bits = 32 bits						
		DMA controller	2 channels						
	Vectored interrupt sources	Internal	28						
		External	13						
		Key interrupt	Key interrupt (INTKR) occurs by detecting falling edge of the key input pins (KR0 to KR7).						
		Reset	• Reset by RESET pin • Internal reset by watchdog timer • Internal reset by power-on-clear • Internal reset by low-voltage detector • Internal reset by illegal instruction execution^{Note 3}						
		On-chip debug function	Provided						
		Power supply voltage	V _{DD} = 1.8 to 5.5 V						
		Operating ambient temperature	T _A = -40 to +85°C						
<R>		Package	100-pin plastic LQFP (14 $\times$ 20) (0.65 mm pitch) 100-pin plastic LQFP (14 $\times$ 14) (0.5 mm pitch)						

- Notes**
1. Under planning
 2. Under development
 3. When instruction code FFH is executed.


<R> Reset by the illegal instruction execution cannot be emulated by the in-circuit emulator or on-chip debug emulator.

CONTENTS

1. PIN CONFIGURATION (Top View)	6
2. BLOCK DIAGRAM	9
3. PIN FUNCTIONS	10
3.1 Port Functions	10
3.2 Non-Port Functions	12
4. MEMORY SPACE	15
5. SPECIAL FUNCTION REGISTERS (SFRs)	22
6. EXTENDED SPECIAL FUNCTION REGISTERS (2nd SFRs: 2nd Special Function Registers)....	28
7. PERIPHERAL HARDWARE FUNCTIONS	34
7.1 Ports	34
7.2 External Bus Interface	35
7.3 Clock Generator	37
7.4 Timer Array Unit (TAU)	40
7.5 Real-Time Counter	45
7.6 Watchdog Timer	48
7.7 Clock Output/Buzzer Output Controller	49
7.8 A/D Converter	50
7.9 D/A Converter	52
7.10 Serial Array Unit (SAU)	53
7.11 Serial Interface IIC0	59
7.12 Multiplier	61
7.13 Key Return Signal Detector	62
7.14 Power-on-Clear (POC) Circuit	63
7.15 Low-Voltage Detector (LVI)	64
7.16 DMA Controller	65
8. INTERRUPT FUNCTION	66
9. STANDBY FUNCTION	70
10. RESET FUNCTION	71
11. OPTION BYTES	72
11.1 User option byte (000C0H to 000C2H/010C0H to 010C2H)	72
11.2 On-chip debug option byte (000C3H/ 010C3H)	72
12. ELECTRICAL SPECIFICATIONS (TARGET)	73

1. PIN CONFIGURATION (Top View)


- 100-pin plastic LQFP (14 × 20)



- <R> **Cautions**
1. Make AVSS the same potential as EVSS0, EVSS1, and VSS.
 2. Make EVDD0 and EVDD1 the same potential as VDD.
 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F: target).

Remark When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the two EVDD pins and connect the two EVSS pins to separate ground lines.


- 100-pin plastic LQFP (14 × 14)



ANI0 to ANI15:	Analog input	$\overline{RD}$:	Read strobe
ANO0, ANO1:	Analog output	REGC:	Regulator capacitance
ASTB:	Address strobe	$\overline{RESET}$:	Reset
AVREF0, AVREF1:	Analog reference voltage	RTC1HZ:	Real-time counter correction clock (1 Hz) output
AVSS :	Analog ground	RTCCCL:	Real-time counter clock (32 kHz original oscillation) output
CLKOUT:	Clock output	RTCDIV:	Real-time counter clock (32 kHz divided frequency) output
EVDD0, EVDD1:	Power supply for port	RxD0 to RxD3:	Receive data
EVSS0, EVSS1:	Ground for port	$\overline{SCK00}$, $\overline{SCK01}$, $\overline{SCK10}$, $\overline{SCK20}$:	Serial clock input/output
EX0 to EX31:	External extension bus	SCL0, SCL10, SCL20:	Serial clock input/output
EXCLK:	External clock input (Main system clock)	SDA0, SDA10, SDA20:	Serial data input/output
EXLVI:	External potential input for low-voltage detector	SI00, SI01, SI10, SI20:	Serial data input
FLMD0:	Flash programming mode	SO00, SO01, SO10, SO20:	Serial data output
INTP0 to INTP11:	External interrupt input	TI00 to TI07:	Timer input
KR0 to KR7:	Key return	TO00 to TO07:	Timer output
P00 to P06:	Port 0	TOOL0:	Data input/output for tool
P10 to P17:	Port 1	TOOL1:	Clock output for tool
P20 to P27:	Port 2	TxD0 to TxD3:	Transmit data
P30, P31:	Port 3	VDD:	Power supply
P40 to P47:	Port 4	VSS:	Ground
P50 to P57:	Port 5	$\overline{WAIT}$:	Wait
P60 to P67:	Port 6	$\overline{WR0}$:	Lower byte write strobe
P70 to P77:	Port 7	$\overline{WR1}$:	Upper byte write strobe
P80 to P87:	Port 8	X1, X2:	Crystal oscillator (main system clock)
P110, P111:	Port 11	XT1, XT2:	Crystal oscillator (subsystem clock)
P120 to P124:	Port 12		
P130, P131:	Port 13		
P140 to P145:	Port 14		
P150 to P157:	Port 15		
PCLBUZ0, PCLBUZ1:	Programmable clock output/ buzzer output		

<R>

2. BLOCK DIAGRAM



3. PIN FUNCTIONS

3.1 Port Functions

(1/2)

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0. 7-bit I/O port. Input of P03 and P04 can be set to TTL buffer. Output of P02 to P04 can be set to N-ch open-drain output (V_{DD} tolerance). Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	TI00
P01				TO00
P02				SO10/TxD1
P03				SI10/RxD1/SDA10
P04				SCK10/SCL10
P05				CLKOUT
P06				WAIT
P10	I/O	Port 1. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	SCK00/EX24
P11				SI00/RxD0/EX25
P12				SO00/TxD0/EX26
P13				TxD3/EX27
P14				RxD3/EX28
P15				RTCDIV/RTCCL/EX29
P16				TI01/TO01/INTP5/EX30
P17				TI02/TO02/EX31
P20 to P27	I/O	Port 2. 8-bit I/O port. Input/output can be specified in 1-bit units.	Digital input	ANI0 to ANI7
P30	I/O	Port 3. 2-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	RTC1HZ/INTP3
P31				TI03/TO03/INTP4
P40	I/O	Port 4. 8-bit I/O port. Input of P43 and P44 can be set to TTL buffer. Output of P43 and P45 can be set to N-ch open-drain output (V_{DD} tolerance). Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	TOOL0
P41				TOOL1
P42				TI04/TO04
P43				SCK01
P44				SI01
P45				SO01
P46				INTP1/TI05/TO05
P47				INTP2
P50 to P57	I/O	Port 5. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	EX8 to EX15

3.1 Port Functions (2/2)

(2/2)

Function Name	I/O	Function	After Reset	Alternate Function
P60	I/O	Port 6. 8-bit I/O port. Output of P60 to P63 can be set to N-ch open-drain output (6 V tolerance). Input/output can be specified in 1-bit units. For only P64 to P67, use of an on-chip pull-up resistor can be specified by a software setting.	Input port	SCL0
P61				SDA0
P62				—
P63				—
P64				$\overline{\text{RD}}$
P65				$\overline{\text{WR0}}$
P66				$\overline{\text{WR1}}$
P67				ASTB
P70 to P73	I/O	Port 7. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	KR0/EX16 to KR3/EX19
P74 to P77				KR4/EX20/INTP8 to KR7/EX23/INTP11
P80 to P87	I/O	Port 8. 8-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	EX0 to EX7
P110	I/O	Port 11. 2-bit I/O port. Input/output can be specified in 1-bit units.	Input port	ANO0
P111				ANO1
P120	I/O	Port 12. 1-bit I/O port and 4-bit input port. For only P120, use of an on-chip pull-up resistor can be specified by a software setting.	Input port	INTP0/EXLVI
P121	Input			X1
P122				X2/EXCLK
P123				XT1
P124				XT2
P130	Output	Port 13. 1-bit output port and 1-bit I/O port.	Output port	—
P131	I/O	For only P131, use of an on-chip pull-up resistor can be specified by a software setting.	Input port	TI06/TO06
P140	I/O	Port 14. 6-bit I/O port. Input of P142 and P143 can be set to TTL buffer. Output of P142 to P144 can be set to the N-ch open-drain output (V_{DD} tolerance). Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	PCLBUZ0/INTP6
P141				PCLBUZ1/INTP7
P142				SCK20/SCL20
P143				SI20/RxD2/SDA20
P144				SO20/TxD2
P145				TI07/TO07
P150 to P157	I/O	Port 15. 8-bit I/O port. Input/output can be specified in 1-bit units.	Digital input	ANI8 to ANI15

3.2 Non-Port Functions

(1/3)

Function Name	I/O	Function	After Reset	Alternate Function			
ANI0 to ANI7	Input	A/D converter analog input	Digital input	P20 to P27			
ANI8 to ANI15	Input	A/D converter analog input	Digital input	P150 to P157			
ANO0	Output	D/A converter analog output	Input port	P110			
ANO1	Output	D/A converter analog output	Input port	P111			
CLKOUT	Output	External expansion clock output	Input port	P05			
$\overline{\text{WAIT}}$	Input	External wait input	Input port	P06			
$\overline{\text{RD}}$	Output	Read strobe signal output to external memory	Input port	P64			
$\overline{\text{WR0}}$	Output	Write strobe to external memory (lower 8-bit)	Input port	P65			
$\overline{\text{WR1}}$	Output	Write strobe to external memory (higher 8-bit)	Input port	P66			
ASTB	Output	Address strobe signal output to external memory	Input port	P67			
EX0 to EX7	I/O	External expansion I/O	Input port	P80 to P87			
EX8 to EX15				P50 to P57			
EX16 to EX19	Output	External expansion output		P70/KR0 to P73/KR3			
EX20 to EX23				P74/KR4/INTP8 to P77/KR7/INTP11			
EX24				P10/ $\overline{\text{SCK00}}$			
EX25				P11/RxD0/SI00			
EX26				P12/TxD0/SO00			
EX27				P13/TxD3			
EX28				P14/RxD3			
EX29				P15/RTCDIV/RTCCL			
EX30				P16/TI01/TO01/INTP5			
EX31				P17/TI02/TO02			
EXLVI				Input	Potential input for external low-voltage detection	Input port	P120/INTP0
INTP0				Input	External interrupt request input for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified	Input port	P120/EXLVI
INTP1	P46/TI05/TO05						
INTP2	P47						
INTP3	P30/RTC1HZ						
INTP4	P31/TI03/TO03						
INTP5	P16/TI01/TO01/EX30						
INTP6	P140/PCLBUZ0						
INTP7	P141/PCLBUZ1						
INTP8	P74/KR4/EX20 to P77/KR7/EX23						
INTP9							
INTP10							
INTP11							
KR0 to KR3	Input	Key interrupt input	Input port	P70/EX16 to P73/EX19			
KR4 to KR7				P74/EX20/INTP8 to P77/EX23/INTP11			

(2/3)

Function Name	I/O	Function	After Reset	Alternate Function
PCLBUZ0	Output	Clock output/buzzer output	Input port	P140/INTP6
PCLBUZ1				P141/INTP7
REGC	–	Connecting regulator output (2.5 V) stabilization capacitance for internal operation. Connect to V _{SS} via a capacitor (0.47 to 1 μ F: target).	–	–
RTCDIV	Output	Real-time counter clock (32 kHz divided frequency) output	Input port	P15/RTCCL/EX29
RTCCL	Output	Real-time counter clock (32 kHz original oscillation) output	Input port	P15/RTCDIV/EX29
RTC1HZ	Output	Real-time counter correction clock (1 Hz) output	Input port	P30/INTP3
RESET	Input	System reset input	–	–
RxD0	Input	Serial data input to UART0	Input port	P11/SI00/EX25
RxD1	Input	Serial data input to UART1	Input port	P03/SI10/SDA10
RxD2	Input	Serial data input to UART2	Input port	P143/SI20/SDA20
RxD3	Input	Serial data input to UART3	Input port	P14/EX28
SCK00	I/O	Clock input/output for CSI00, CSI01, CSI10, and CSI20	Input port	P10/EX24
SCK01				P43
SCK10				P04/SCL10
SCK20				P142/SCL20
SCL0	I/O	Clock input/output for I ² C	Input port	P60
SCL10	I/O	Clock input/output for simplified I ² C	Input port	P04/SCK10
SCL20	I/O	Clock input/output for I ² C	Input port	P142/SCK20
SDA0	I/O	Serial data I/O for I ² C	Input port	P61
SDA10		Serial data I/O for simplified I ² C	Input port	P03/SI10/RxD1
SDA20		Serial data I/O for simplified I ² C	Input port	P143/SI20/RxD2
SI00	Input	Serial data input to CSI00, CSI01, CSI10, and CSI20	Input port	P11/RxD0/EX25
SI01				P44
SI10				P03/RxD1/SDA10
SI20				P143/RxD2/SDA20
SO00	Output	Serial data output from CSI00, CSI01, CSI10, and CSI20	Input port	P12/TxD0/EX26
SO01				P45
SO10				P02/TxD1
SO20				P144/TxD2
TI00	Input	External count clock input to 16-bit timer 00	Input port	P00
TI01		External count clock input to 16-bit timer 01		P16/TO01/INTP5/EX30
TI02		External count clock input to 16-bit timer 02		P17/TO02/EX31
TI03		External count clock input to 16-bit timer 03		P31/TO03/INTP4
TI04		External count clock input to 16-bit timer 04		P42/TO04
TI05		External count clock input to 16-bit timer 05		P46/INTP1/TO05
TI06		External count clock input to 16-bit timer 06		P131/TO06
TI07		External count clock input to 16-bit timer 07		P145/TO07

(3/3)


Function Name	I/O	Function	After Reset	Alternate Function
TO00	Output	16-bit timer 00 output	Input port	P01
TO01		16-bit timer 01 output		P16/TI01/INTP5/EX30
TO02		16-bit timer 02 output		P17/TI02/EX31
TO03		16-bit timer 03 output		P31/TI03/INTP4
TO04		16-bit timer 04 output		P42/TI04
TO05		16-bit timer 05 output		P46/INTP1/TI05
TO06		16-bit timer 06 output		P131/TI06
TO07		16-bit timer 07 output		P145/TI07
TxD0	Output	Serial data output from UART0	Input port	P12/SO00/EX26
TxD1	Output	Serial data output from UART1	Input port	P02/SO10
TxD2	Output	Serial data output from UART2	Input port	P144/SO20
TxD3	Output	Serial data output from UART3	Input port	P13/EX27
X1	–	Resonator connection for main system clock	Input port	P121
X2	–		Input port	P122/EXCLK
EXCLK	Input	External clock input for main system clock	Input port	P122/X2
XT1	–	Resonator connection for subsystem clock	Input port	P123
XT2	–		Input port	P124
V _{DD}	–	Positive power supply (P121 to P124 and other than ports)	–	–
EV _{DD0} , EV _{DD1}	–	Positive power supply for ports (other than P20 to P27, P110, P111, P121 to P124, P150 to P157)	–	–
AV _{REF0}	–	- A/D converter reference voltage input - Positive power supply for P20 to P27, P150 to P157, and A/D converter	–	–
AV _{REF1}	–	- D/A converter reference voltage input - Positive power supply for P110, P111, and D/A converter	–	–
V _{SS}	–	Ground potential (P121 to P124 and other than ports)	–	–
EV _{SS0} , EV _{SS1}	–	Ground potential for ports (other than P20 to P27, P110, P111, P121 to P124, and P150 to P157)	–	–
AV _{SS}	–	Ground potential for A/D converter, D/A converter, P20 to P27, P110, P111, and P150 to P157	–	–
FLMD0	–	Flash memory programming mode setting	–	–
TOOL0	I/O	Data I/O for flash memory programmer/debugger	Input port	P40
TOOL1	Output	Clock output for debugger	Input port	P41

<R>

4. MEMORY SPACE

Memory maps of μ PD78F1162, 78F1163, 78F1164, 78F1165, 78F1166, 78F1167, and 78F1168 are shown in Figures 4-1 to 4-7.

Figure 4-1. Memory Map (μ PD78F1162)



Note When using boot swap, write the contents of 00000H to 00FFFH in 01000H to 01FFFH.

Figure 4-2. Memory Map (μPD78F1163)





Figure 4-3. Memory Map (μ PD78F1164)

Figure 4-4. Memory Map (μPD78F1165)




Figure 4-5. Memory Map (μPD78F1166)






Figure 4-6. Memory Map (μ PD78F1167)

Note When using boot swap, write the contents of 00000H to 00FFFH in 01000H to 01FFFH.

Figure 4-7. Memory Map (μPD78F1168)



- Notes**
1. Use of the area F8700H to F8EFFH is prohibited when using the self-programming function.
 2. When using boot swap, write the contents of 00000H to 00FFFH in 01000H to 01FFFH.

5. SPECIAL FUNCTION REGISTERS (SFRs)

Unlike a general-purpose register, each SFR has a special function.

SFRs are allocated to the FFF00H to FFFFFH area.

SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

- 1-bit manipulation
Describe the symbol reserved by the assembler for the 1-bit manipulation instruction operand (sfr.bit). This manipulation can also be specified with an address.
- 8-bit manipulation
Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.
- 16-bit manipulation
Describe the symbol reserved by the assembler for the 16-bit manipulation instruction operand (sfrp). When specifying an address, describe an even address.

Table 5-1 gives a list of the SFRs. The meanings of items in the table are as follows.

- Symbol
Symbol indicating the address of a SFR. It is a reserved word in the RA78K0R, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0R. When using the RA78K0R, debugger, and simulator, symbols can be written as an instruction operand.
- R/W
Indicates whether the corresponding SFR can be read or written.
R/W: Read/write enable
R: Read only
W: Write only
- Manipulable bit units
“√” indicates the manipulable bit unit (1, 8, or 16). “—” indicates a bit unit for which manipulation is not possible.
- After reset
Indicates each register status upon reset signal generation.

Remark For extended SFRs (2nd SFRs), see **6. EXTENDED SPECIAL FUNCTION REGISTERS (2nd SFRs: 2nd Special Function Registers)**.

Table 5-1. SFR List (1/5)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range			After Reset
				1-bit	8-bit	16-bit	
FFF00H	Port register 0	P0	R/W	√	√	—	00H
FFF01H	Port register 1	P1	R/W	√	√	—	00H
FFF02H	Port register 2	P2	R/W	√	√	—	00H
FFF03H	Port register 3	P3	R/W	√	√	—	00H
FFF04H	Port register 4	P4	R/W	√	√	—	00H
FFF05H	Port register 5	P5	R/W	√	√	—	00H
FFF06H	Port register 6	P6	R/W	√	√	—	00H
FFF07H	Port register 7	P7	R/W	√	√	—	00H
FFF08H	Port register 8	P8	R/W	√	√	—	00H
FFF0BH	Port register 11	P11	R/W	√	√	—	00H
FFF0CH	Port register 12	P12	R/W	√	√	—	00H
FFF0DH	Port register 13	P13	R/W	√	√	—	00H
FFF0EH	Port register 14	P14	R/W	√	√	—	00H
FFF0FH	Port register 15	P15	R/W	√	√	—	00H
FFF10H		TxD0/ SIO00		—	√		

Table 5-1. SFR List (2/5)

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1-bit	8-bit	16-bit	
FFF30H	A/D converter mode register	ADM		R/W	√	√	–	00H
FFF31H	Analog input channel specification register	ADS		R/W	√	√	–	00H
FFF32H	D/A converter mode register	DAM		R/W	√	√	–	00H
FFF37H	Key return mode register	KRM		R/W	√	√	–	00H
FFF38H	External interrupt rising edge enable register 0	EGP0		R/W	√	√	–	00H
FFF39H	External interrupt falling edge enable register 0	EGN0		R/W	√	√	–	00H
FFF3AH	External interrupt rising edge enable register 1	EGP1		R/W	√	√	–	00H
FFF3BH	External interrupt falling edge enable register 1	EGN1		R/W	√	√	–	00H
FFF3CH	Input switch control register	ISC		R/W	√	√	–	00H
FFF3EH	Timer input select register 0	TIS0		R/W	√	√	–	00H
FFF44H	Serial data register 02	TxD1/ SIO10	SDR02	R/W	–	√	√	0000H
FFF45H		–			–	–		
FFF46H	Serial data register 03	RxD1	SDR03	R/W	–	√	√	0000H
FFF47H		–			–	–		
FFF48H	Serial data register 10	TxD2/ SIO20	SDR10	R/W	–	√	√	0000H
FFF49H		–			–	–		
FFF4AH	Serial data register 11	RxD2	SDR11	R/W	–	√	√	0000H
FFF4BH		–			–	–		
FFF50H	IIC shift register 0	IIC0		R/W	–	√	–	00H
FFF51H	IIC flag register 0	IICF0		R/W	√	√	–	00H
FFF52H	IIC control register 0	IICC0		R/W	√	√	–	00H
FFF53H	IIC slave address register 0	SVA0		R/W	–	√	–	00H
FFF54H	IIC clock select register 0	IICCL0		R/W	√	√	–	00H
FFF55H	IIC function expansion register 0	IICX0		R/W	√	√	–	00H
FFF56H	IIC status register 0	IICS0		R	√	√	–	00H
FFF64H	Timer data register 02	TDR02		R/W	–	–	√	0000H
FFF65H								
FFF66H	Timer data register 03	TDR03		R/W	–	–	√	0000H
FFF67H								
FFF68H	Timer data register 04	TDR04		R/W	–	–	√	0000H
FFF69H								
FFF6AH	Timer data register 05	TDR05		R/W	–	–	√	0000H
FFF6BH								
FFF6CH	Timer data register 06	TDR06		R/W	–	–	√	0000H
FFF6DH								
FFF6EH	Timer data register 07	TDR07		R/W	–	–	√	0000H
FFF6FH								

Table 5-1. SFR List (3/5)

	Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range			After Reset
					1-bit	8-bit	16-bit	
	FFF90H	Sub-count register	RSUBC	R	–	–	√	0000H
	FFF91H							
	FFF92H	Second count register	SEC	R/W	–	√	–	00H
	FFF93H	Minute count register	MIN	R/W	–	√	–	00H
<R>	FFF94H	Hour count register	HOUR	R/W	–	√	–	12H ^{Note 1}
	FFF95H	Week count register	WEEK	R/W	–	√	–	00H
<R>	FFF96H	Day count register	DAY	R/W	–	√	–	01H
<R>	FFF97H	Month count register	MONTH	R/W	–	√	–	01H
	FFF98H	Year count register	YEAR	R/W	–	√	–	00H
	FFF99H	Watch error correction register	SUBCUD	R/W	–	√	–	00H
	FFF9AH	Alarm minute register	ALARMWWM	R/W	–	√	–	00H
<R>	FFF9BH	Alarm hour register	ALARMWH	R/W	–	√	–	12H
	FFF9CH	Alarm week register	ALARMWW	R/W	–	√	–	00H
	FFF9DH	Real-time counter control register 0	RTCC0	R/W	√	√	–	00H
	FFF9EH	Real-time counter control register 1	RTCC1	R/W	√	√	–	00H
	FFF9FH	Real-time counter control register 2	RTCC2	R/W	√	√	–	00H
	FFFA0H	Clock operation mode control register	CMC	R/W	–	√	–	00H
	FFFA1H	Clock operation status control register	CSC	R/W	√	√	–	C0H
	FFFA2H	Oscillation stabilization time counter status register	OSTC	R	√	√	–	00H
	FFFA3H	Oscillation stabilization time select register	OSTS	R/W	–	√	–	07H
	FFFA4H	Clock control register	CKC	R/W	√	√	–	09H
	FFFA5H	Clock output select register 0	CKS0	R/W	√	√	–	00H
	FFFA6H	Clock output select register 1	CKS1	R/W	√	√	–	00H
	FFFA8H	Reset control flag register	RESF	R	–	√	–	00H ^{Note 2}
	FFFA9H	Low-voltage detection register	LVIM	R/W	√	√	–	00H ^{Note 3}
	FFFAAH	Low-voltage detection level select register	LVIS	R/W	√	√	–	0EH ^{Note 4}
	FFFABH	Watchdog timer enable register	WDTE	R/W	–	√	–	1A/9A ^{Note 5}
	FFFACH	Temperature correction table H	TTBLH	R	–	–	√	Note 6
	FFFADH							
	FFFAEH	Temperature correction table L	TTBLL	R	–	–	√	Note 6
	FFFAFH							

- Notes**
1. The value of this register is 00H if the AMPH bit (bit 0 of the CMC register) is set to 1 after reset.
 2. The reset value of RESF varies depending on the reset source.
 3. The reset value of LVIM varies depending on the reset source and the setting of the option byte.
 4. The reset value of LVIS varies depending on the reset source.
 5. The reset value of WDTE is determined by the setting of the option byte.
 6. The values of these registers differ depending on the product.

Table 5-1. SFR List (4/5)

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1-bit	8-bit	16-bit	
FFFB0H	DMA SFR address register 0	DSA0		R/W	–	✓	–	00H
FFFB1H	DMA SFR address register 1	DSA1		R/W	–	✓	–	00H
FFFB2H	DMA RAM address register 0L	DRA0L	DRA0	R/W	–	✓	✓	00H
FFFB3H	DMA RAM address register 0H	DRA0H		R/W	–	✓		00H
FFFB4H	DMA RAM address register 1L	DRA1L	DRA1	R/W	–	✓	✓	00H
FFFB5H	DMA RAM address register 1H	DRA1H		R/W	–	✓		00H
FFFB6H	DMA byte count register 0L	DBC0L	DBC0	R/W	–	✓	✓	00H
FFFB7H	DMA byte count register 0H	DBC0H		R/W	–	✓		00H
FFFB8H	DMA byte count register 1L	DBC1L	DBC1	R/W	–	✓	✓	00H
FFFB9H	DMA byte count register 1H	DBC1H		R/W	–	✓		00H
FFFB AH	DMA mode control register 0	DMC0		R/W	✓	✓	–	00H
FFFB BH	DMA mode control register 1	DMC1		R/W	✓	✓	–	00H
FFFB CH	DMA operation control register 0	DRC0		R/W	✓	✓	–	00H
FFFB DH	DMA operation control register 1	DRC1		R/W	✓	✓	–	00H
<R> FFFB EH	Back ground event control register	BECTL		R/W	✓	✓	–	00H
<R> FFFB FH	BCD correction carry register	— ^{Note}		R	✓	–	–	0
FFFD0H	Interrupt request flag register 2L	IF2L	IF2	R/W	✓	✓	✓	00H
FFFD1H	Interrupt request flag register 2H	IF2H		R/W	✓	✓		00H
FFFD4H	Interrupt mask flag register 2L	MK2L	MK2	R/W	✓	✓	✓	FFH
FFFD5H	Interrupt mask flag register 2H	MK2H		R/W	✓	✓		FFH
FFFD8H	Priority specification flag register 02L	PR02L	PR02	R/W	✓	✓	✓	FFH
FFFD9H	Priority specification flag register 02H	PR02H		R/W	✓	✓		FFH
FFFD CH	Priority specification flag register 12L	PR12L	PR12	R/W	✓	✓	✓	FFH
FFFD DH	Priority specification flag register 12H	PR12H		R/W	✓	✓		FFH
FFFE0H	Interrupt request flag register 0L	IF0L	IF0	R/W	✓	✓	✓	00H
FFFE1H	Interrupt request flag register 0H	IF0H		R/W	✓	✓		00H
FFFE2H	Interrupt request flag register 1L	IF1L	IF1	R/W	✓	✓	✓	00H
FFFE3H	Interrupt request flag register 1H	IF1H		R/W	✓	✓		00H
FFFE4H	Interrupt mask flag register 0L	MK0L	MK0	R/W	✓	✓	✓	FFH
FFFE5H	Interrupt mask flag register 0H	MK0H		R/W	✓	✓		FFH
FFFE6H	Interrupt mask flag register 1L	MK1L	MK1	R/W	✓	✓	✓	FFH
FFFE7H	Interrupt mask flag register 1H	MK1H		R/W	✓	✓		FFH
FFFE8H	Priority specification flag register 00L	PR00L	PR00	R/W	✓	✓	✓	FFH
FFFE9H	Priority specification flag register 00H	PR00H		R/W	✓	✓		FFH
FFFE AH	Priority specification flag register 01L	PR01L	PR01	R/W	✓	✓	✓	FFH
FFFE BH	Priority specification flag register 01H	PR01H		R/W	✓	✓		FFH
FFFE CH	Priority specification flag register 10L	PR10L	PR10	R/W	✓	✓	✓	FFH
FFFE DH	Priority specification flag register 10H	PR10H		R/W	✓	✓		FFH
FFFE EH	Priority specification flag register 11L	PR11L	PR11	R/W	✓	✓	✓	FFH
FFFE FH	Priority specification flag register 11H	PR11H		R/W	✓	✓		FFH

<R> **Note** This register can be manipulated only in 1-bit units. Therefore, no symbol is applied as an 8-bit register.

Table 5-1. SFR List (5/5)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range			After Reset
				1-bit	8-bit	16-bit	
FFFF0H	Multiplication input data register A	MULA	R/W	–	–	√	0000H
FFFF1H							
FFFF2H	Multiplication input data register B	MULB	R/W	–	–	√	0000H
FFFF3H							
FFFF4H	Higher multiplication result storage register	MULOH	R	–	–	√	0000H
FFFF5H							
FFFF6H	Lower multiplication result storage register	MULOL	R	–	–	√	0000H
FFFF7H							
FFFFEH	Processor mode control register	PMC	R/W	√	√	–	00H
FFFFFH	Memory extension mode control register	MEM	R/W	√	√	–	00H

Remark For extended SFRs (2nd SFRs), see **Table 6-1 Extended SFR (2nd SFR) List**.

6. EXTENDED SPECIAL FUNCTION REGISTERS (2nd SFRs: 2nd Special Function Registers)

Unlike a general-purpose register, each extended SFR (2nd SFR) has a special function.

Extended SFRs are allocated to the F0000H to F07FFH area. SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Extended SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

- 1-bit manipulation
Describe the symbol reserved by the assembler for the 1-bit manipulation instruction operand (!addr16.bit). This manipulation can also be specified with an address.
- 8-bit manipulation
Describe the symbol reserved by the assembler for the 8-bit manipulation instruction operand (!addr16). This manipulation can also be specified with an address.
- 16-bit manipulation
Describe the symbol reserved by the assembler for the 16-bit manipulation instruction operand (!addr16). When specifying an address, describe an even address.

Table 6-1 gives a list of the extended SFRs (2nd SFRs). The meanings of items in the table are as follows.

- Symbol
Symbol indicating the address of an extended SFR. It is a reserved word in the RA78K0R, and is defined as an sfr variable using the #pragma sfr directive in the CC78K0R. When using the RA78K0R, debugger, and simulator, symbols can be written as an instruction operand.
- R/W
Indicates whether the corresponding extended SFR can be read or written.
R/W: Read/write enable
R: Read only
W: Write only
- Manipulable bit units
“√” indicates the manipulable bit unit (1, 8, or 16). “—” indicates a bit unit for which manipulation is not possible.
- After reset
Indicates each register status upon reset signal generation.

Remark For SFRs in the SFR area, see **5. SPECIAL FUNCTION REGISTERS (SFRs)**.

Table 6-1. Extended SFR (2nd SFR) List (1/5)

	Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
						1-bit	8-bit	16-bit	
	F0017H	A/D port configuration register	ADPC		R/W	—	√	—	10H
	F0030H	Pull-up resistor option register 0	PU0		R/W	√	√	—	00H
	F0031H	Pull-up resistor option register 1	PU1		R/W	√	√	—	00H
	F0033H	Pull-up resistor option register 3	PU3		R/W	√	√	—	00H
	F0034H	Pull-up resistor option register 4	PU4		R/W	√	√	—	00H
	F0035H	Pull-up resistor option register 5	PU5		R/W	√	√	—	00H
	F0036H	Pull-up resistor option register 6	PU6		R/W	√	√	—	00H
	F0037H	Pull-up resistor option register 7	PU7		R/W	√	√	—	00H
	F0038H	Pull-up resistor option register 8	PU8		R/W	√	√	—	00H
	F003CH	Pull-up resistor option register 12	PU12		R/W	√	√	—	00H
	F003DH	Pull-up resistor option register 13	PU13		R/W	√	√	—	00H
	F003EH	Pull-up resistor option register 14	PU14		R/W	√	√	—	00H
	F0040H	Port input mode register 0	PIM0		R/W	√	√	—	00H
	F0044H	Port input mode register 4	PIM4		R/W	√	√	—	00H
	F004EH	Port input mode register 14	PIM14		R/W	√	√	—	00H
	F0050H	Port output mode register 0	POM0		R/W	√	√	—	00H
	F0054H	Port output mode register 4	POM4		R/W	√	√	—	00H
	F005EH	Port output mode register 14	POM14		R/W	√	√	—	00H
	F0060H	Noise filter enable register 0	NFEN0		R/W	√	√	—	00H
	F0061H	Noise filter enable register 1	NFEN1		R/W	√	√	—	00H
	F00F0H	Peripheral enable register 0	PER0		R/W	√	√	—	00H
	F00F1H	Peripheral enable register 1	PER1		R/W	√	√	—	00H
	F00F2H	Internal high-speed oscillator trimming register	HIOTRM		R/W	—	√	—	10H
	F00F3H	Operation speed mode control register	OSMC		R/W	—	√	—	00H
<R>	F00F4H	Regulator mode control register	RMC		R/W	—	√	—	00H
<R>	F00FEH	BCD adjust result register	BCDADJ		R	—	√	—	00H
<R>	F0100H	Serial status register 00	SSR00L	SSR00	R	—	√	√	0000H
	F0101H		—			—			
<R>	F0102H	Serial status register 01	SSR01L	SSR01	R	—	√	√	0000H
	F0103H		—			—			
<R>	F0104H	Serial status register 02	SSR02L	SSR02	R	—	√	√	0000H
	F0105H		—			—			
<R>	F0106H	Serial status register 03	SSR03L	SSR03	R	—	√	√	0000H
	F0107H		—			—			
<R>	F0108H	Serial flag clear trigger register 00	SIR00L	SIR00	R/W	—	√	√	0000H
	F0109H		—			—			
<R>	F010AH	Serial flag clear trigger register 01	SIR01L	SIR01	R/W	—	√	√	0000H
	F010BH		—			—			
<R>	F010CH	Serial flag clear trigger register 02	SIR02L	SIR02	R/W	—	√	√	0000H
	F010DH		—			—			
<R>	F010EH	Serial flag clear trigger register 03	SIR03L	SIR03	R/W	—	√	√	0000H
	F010FH		—			—			

Table 6-1. Extended SFR (2nd SFR) List (2/5)

	Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
						1-bit	8-bit	16-bit	
	F0110H	Serial mode register 00	SMR00		R/W	—	—	√	0020H
	F0111H								
	F0112H	Serial mode register 01	SMR01		R/W	—	—	√	0020H
	F0113H								
	F0114H	Serial mode register 02	SMR02		R/W	—	—	√	0020H
	F0115H								
	F0116H	Serial mode register 03	SMR03		R/W	—	—	√	0020H
	F0117H								
	F0118H	Serial communication operation setting register 00	SCR00		R/W	—	—	√	0087H
	F0119H								
	F011AH	Serial communication operation setting register 01	SCR01		R/W	—	—	√	0087H
	F011BH								
	F011CH	Serial communication operation setting register 02	SCR02		R/W	—	—	√	0087H
	F011DH								
	F011EH	Serial communication operation setting register 03	SCR03		R/W	—	—	√	0087H
	F011FH								
<R>	F0120H	Serial channel enable status register 0	SE0L	SE0	R	√	√	√	0000H
	F0121H		—			—	—		
<R>	F0122H	Serial channel start trigger register 0	SS0L	SS0	R/W	√	√	√	0000H
	F0123H		—			—	—		
<R>	F0124H	Serial channel stop trigger register 0	ST0L	ST0	R/W	√	√	√	0000H
	F0125H		—			—	—		
<R>	F0126H	Serial clock select register 0	SPS0L	SPS0	R/W	—	√	√	0000H
	F0127H		—			—	—		
	F0128H	Serial output register 0	SO0		R/W	—	—	√	0F0FH
	F0129H								
<R>	F012AH	Serial output enable register 0	SOE0L	SOE0	R/W	√	√	√	0000H
	F012BH		—			—	—		
<R>	F013AH	Serial output level register 0	SOL0L	SOL0	R/W	—	√	√	0000H
	F013BH		—			—	—		
<R>	F0140H	Serial status register 10	SSR10L	SSR10	R	—	√	√	0000H
	F0141H		—			—	—		
<R>	F0142H	Serial status register 11	SSR11L	SSR11	R	—	√	√	0000H
	F0143H		—			—	—		
<R>	F0144H	Serial status register 12	SSR12L	SSR12	R	—	√	√	0000H
	F0145H		—			—	—		
<R>	F0146H	Serial status register 13	SSR13L	SSR13	R	—	√	√	0000H
	F0147H		—			—	—		
<R>	F0148H	Serial flag clear trigger register 10	SIR10L	SIR10	R/W	—	√	√	0000H
	F0149H		—			—	—		
<R>	F014AH	Serial flag clear trigger register 11	SIR11L	SIR11	R/W	—	√	√	0000H
	F014BH		—			—	—		

Table 6-1. Extended SFR (2nd SFR) List (3/5)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range		
				1-bit	8-bit	16-bit

Table 6-1. Extended SFR (2nd SFR) List (4/5)

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1-bit	8-bit	16-bit	
F0188H	Timer channel counter register 04	TCR04		R	—	—	√	FFFFH
F0189H								
F018AH	Timer channel counter register 05	TCR05		R	—	—	√	FFFFH
F018BH								
F018CH	Timer channel counter register 06	TCR06		R	—	—	√	FFFFH
F018DH								
F018EH	Timer channel counter register 07	TCR07		R	—	—	√	FFFFH
F018FH								
F0190H	Timer mode register 00	TMR00		R/W	—	—	√	0000H
F0191H								
F0192H	Timer mode register 01	TMR01		R/W	—	—	√	0000H
F0193H								
F0194H	Timer mode register 02	TMR02		R/W	—	—	√	0000H
F0195H								
F0196H	Timer mode register 03	TMR03		R/W	—	—	√	0000H
F0197H								
F0198H	Timer mode register 04	TMR04		R/W	—	—	√	0000H
F0199H								
F019AH	Timer mode register 05	TMR05		R/W	—	—	√	0000H
F019BH								
F019CH	Timer mode register 06	TMR06		R/W	—	—	√	0000H
F019DH								
F019EH	Timer mode register 07	TMR07		R/W	—	—	√	0000H
F019FH								
<R> F01A0H	Timer status register 00	TSR00L	TSR00	R	—	√	√	0000H
F01A1H		—			—	—		
<R> F01A2H	Timer status register 01	TSR01L	TSR01	R	—	√	√	0000H
F01A3H		—			—	—		
<R> F01A4H	Timer status register 02	TSR02L	TSR02	R	—	√	√	0000H
F01A5H		—			—	—		
<R> F01A6H	Timer status register 03	TSR03L	TSR03	R	—	√	√	0000H
F01A7H		—			—	—		
<R> F01A8H	Timer status register 04	TSR04L	TSR04	R	—	√	√	0000H
F01A9H		—			—	—		
<R> F01AAH	Timer status register 05	TSR05L	TSR05	R	—	√	√	0000H
F01ABH		—			—	—		
<R> F01ACH	Timer status register 06	TSR06L	TSR06	R	—	√	√	0000H
F01ADH		—			—	—		
<R> F01AEH	Timer status register 07	TSR07L	TSR07	R	—	√	√	0000H
F01AFH		—			—	—		

Table 6-1. Extended SFR (2nd SFR) List (5/5)

	Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
						1-bit	8-bit	16-bit	
<R>	F01B0H	Timer channel enable status register 0	TE0L	TE0	R	√	√	√	0000H
	F01B1H		—			—	—	—	
<R>	F01B2H	Timer channel start trigger register 0	TS0L	TS0	R/W	√	√	√	0000H
	F01B3H		—			—	—	—	
<R>	F01B4H	Timer channel stop trigger register 0	TT0L	TT0	R/W	√	√	√	0000H
	F01B5H		—			—	—	—	
<R>	F01B6H	Timer clock select register 0	TPS0L	TPS0	R/W	—	√	√	0000H
	F01B7H		—			—	—	—	
<R>	F01B8H	Timer channel output register 0	TO0L	TO0	R/W	—	√	√	0000H
	F01B9H		—			—	—	—	
<R>	F01BAH	Timer channel output enable register 0	TOE0L	TOE0	R/W	√	√	√	0000H
	F01BBH		—			—	—	—	
<R>	F01BCH	Timer channel output level register 0	TOL0L	TOL0	R/W	—	√	√	0000H
	F01BDH		—			—	—	—	
<R>	F01BEH	Timer channel output mode register 0	TOM0L	TOM0	R/W	—	√	√	0000H
	F01BFH		—			—	—	—	

Remark For SFRs in the SFR area, see **Table 5-1 SFR List**.

7. PERIPHERAL HARDWARE FUNCTIONS

7.1 Ports

The following four types of I/O ports are available.

• CMOS input (Port 12 (P121 to P124)):	4
• CMOS output (Port 13 (P130)):	1
• CMOS I/O (Port 0, Port 1, Port 2, Port 3, Port 4, Port 5, Port 6 (P64 to P67), Port 7, Port 8, Port 11, Port 12 (P120), Port 13 (P131), Port 14, Port 15):	79
• N-ch open-drain I/O (Port 6 (P60 to P63)):	4
Total:	88

Table 7-1. Port Functions

Name	Pin Name	Function
Port 0	P00 to P06	I/O port. Input of P03 and P04 can be set to TTL buffer. Output of P02 to P04 can be set to N-ch open-drain output (V_{DD} tolerance). Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.
Port 1	P10 to P17	I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.
Port 2	P20 to P27	I/O port. Input/output can be specified in 1-bit units.
Port 3	P30, P31	I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.
Port 4	P40 to P47	I/O port. Input/output can be specified in 1-bit units. Input of P43 and P44 can be set to TTL buffer. Output of P43 and P45 can be set to N-ch open-drain output (V_{DD} tolerance). Use of an on-chip pull-up resistor can be specified by a software setting.
Port 5	P50 to P57	I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.
Port 6	P60 to P67	I/O port. Input/output can be specified in 1-bit units. P60 to P63 are N-ch open-drain I/O (6 V tolerance). For only P64 to P67, use of an on-chip pull-up resistor can be specified by a software setting.
Port 7	P70 to P77	I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.
Port 8	P80 to P87	I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting.
Port 11	P110, P111	I/O port. Input/output can be specified in 1-bit units.
Port 12	P120 to P124	I/O port and input port. Input/output can be specified in 1-bit units. For only P120, use of an on-chip pull-up resistor can be specified by a software setting.
Port 13	P130, P131	Output port and I/O port. Input/output can be specified in 1-bit units. For only P131, use of an on-chip pull-up resistor can be specified by a software setting.
Port 14	P140 to P145	I/O port. Input/output can be specified in 1-bit units. Input of P142 and P143 can be set to TTL buffer. Output of P142 to P144 can be set to N-ch open-drain output (V_{DD} tolerance). Use of an on-chip pull-up resistor can be specified by a software setting.
Port 15	P150 to P157	I/O port. Input/output can be specified in 1-bit units.

7.2 External Bus Interface

The external bus interface function is used to connect an external device to an area other than the internal ROM, RAM, and SFR areas. An external device is connected by using ports 0, 1, and 5 to 8. Ports 0, 1, and 5 to 8 control signals such as address/data, read/write strobe, wait address, and address strobe.

The external bus interface has the following features.

- The number of address bits can be selected from 8, 12, 16, and 20.
- Data bus supporting 8 bits and 16 bits
- Multiplexed bus and separate bus are supported.

The following table shows the pin functions in an external memory extension mode.

Pin Function When External Device Is Connected		Alternate-Function Pin
Name	Function	
EX0 to EX7	External extension I/O (multiplexed address/data bus, data bus)	P80 to P87
EX8 to EX15	External extension I/O (multiplexed address/data bus, address bus, data bus)	P50 to P57
EX16 to EX19	External extension output (address bus)	P70/KR0 to P73/KR3
EX20 to EX23	External extension output (address bus)	P74/KR4/INTP8 to P77/KR7/INTP11
EX24 to EX31	External extension output (address bus)	P10/ $\overline{\text{SCK00}}$ to P17/TI02/TO02
$\overline{\text{RD}}$	Read strobe signal	P64
$\overline{\text{WR0}}$	Write strobe signal (8-bit bus mode, 16-bit bus mode (lower byte))	P65
$\overline{\text{WR1}}$	Write strobe signal (16-bit bus mode (higher byte))	P66
CLKOUT	Internal system clock output	P05
$\overline{\text{WAIT}}$	Wait signal	P06
ASTB	Address strobe signal	P67

The external bus interface function is controlled by the following registers.

(1) Peripheral enable register 1 (PER1)

Bit 0 of this register enables or stops operation of the external bus interface. The default value of this bit is set to stop the operation of the external bus interface.

(2) Memory extension mode control register (MEM)


MEM is a register that sets an external extension area.

The function of the external bus interface pins differs depending on the set mode.

External Extension Mode		Pin	EX31 to EX28	EX27 to EX24	EX23 to EX20	EX19 to EX16	EX15 to EX12	EX11 to EX8	EX7 to EX0
Multiplexed bus mode	8-bit bus mode	256-byte extension mode	–	–	–	–	–	–	AD7 to AD0
		4 KB extension mode	–	–	–	–	–	A11 to A8	AD7 to AD0
		64 KB extension mode	–	–	–	–	A15 to A12	A11 to A8	AD7 to AD0
		Full address mode	–	–	–	A19 to A16	A15 to A12	A11 to A8	AD7 to AD0
	16-bit bus mode	256-byte extension mode	–	–	–	–	D15 to D12	D11 to D8	AD7 to AD0
		4 KB extension mode	–	–	–	–	D15 to D12	AD11 to AD8	AD7 to AD0
		64 KB extension mode	–	–	–	–	AD15 to AD12	AD11 to AD8	AD7 to AD0
		Full address mode	–	–	–	A19 to A16	AD15 to AD12	AD11 to AD8	AD7 to AD0
Separate bus mode	8-bit bus mode	256-byte extension mode	–	–	–	–	A7 to A4	A3 to A0	D7 to D0
		4 KB extension mode	–	–	–	A11 to A8	A7 to A4	A3 to A0	D7 to D0
		64 KB extension mode	–	–	A15 to A12	A11 to A8	A7 to A4	A3 to A0	D7 to D0
		Full address mode	–	A19 to A16	A15 to A12	A11 to A8	A7 to A4	A3 to A0	D7 to D0
	16-bit bus mode	256-byte extension mode	–	–	A7 to A4	A3 to A0	D15 to D12	D11 to D8	D7 to D0
		4 KB extension mode	–	A11 to A8	A7 to A4	A3 to A0	D15 to D12	D11 to D8	D7 to D0
		64 KB extension mode	A15 to A12	A11 to A8	A7 to A4	A3 to A0	D15 to D12	D11 to D8	D7 to D0
		Full address mode	Setting prohibited						

Remark EXxx: Pin name
 Axx: Address bus
 Dxx: Data bus
 ADxx: Multiplexed address/data bus
 –: External bus interface is not used. These pins can be used as port pins.

Figure 7-1. Block Diagram of Clock Generator



The clock generator uses the following nine types of registers.

- (1) Clock operation mode control register (CMC)
This register selects whether the X1 and X2 pins, and XT1 and XT2 pins are used to connect an oscillator or as input port pins.
- (2) Clock operation status control register (CSC)
This register is used to set an operation mode of a clock source (except the internal low-speed oscillation clock).
- (3) Oscillation stabilization time counter status register (OSTC)
This register indicates the counting status of the oscillation stabilization time counter of the X1 clock.
The X1 clock oscillation stabilization time can be checked in the following case,
 - If the X1 clock starts oscillation while the internal high-speed oscillation clock or subsystem clock is being used as the CPU clock.
 - If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock with the X1 clock oscillating.
- (4) Oscillation stabilization time select register (OSTS)
This register is used to select the oscillation stabilization time of the X1 clock when the STOP mode is released.
If the X1 clock is selected as the CPU clock, the microcontroller waits for the time set by the OSTS.
If the internal high-speed oscillation clock is selected as the CPU clock, check if the oscillation stabilization time set by the OSTC register passes after the STOP mode is released. The time set by OSTS in advance can be checked with OSTC.
- (5) System clock control register (CKC)
This register is used to select the system clock source and check the select state.
- (6) Peripheral enable registers 0 and 1 (PER0 and PER1)
These registers are used to control the peripheral macro clock.
- (7) Operation speed mode control register (OSMC)
This register is used to control the step-up circuit of the flash memory for high-speed operation.
If the microcontroller operates at a low speed with a system clock of 10 MHz or less, the power consumption can be lowered by setting this register to the default value, 00H.
- (8) Internal high-speed oscillator trimming register (HIOTRM)
This register is used to adjust the accuracy of the internal high-speed oscillator.
Temperature is measured by using the internal temperature sensor and A/D converter in combination, and a correction value calculated from the measured temperature is set to this register.
- (9) Temperature correction tables H and L (TTBLH and TTBL)
These registers store constants that are used to calculate a correction value to which the internal high-speed oscillator is adjusted depending on the temperature.
Values suitable for each product are written to these tables as a factory-set condition of the product (these registers can only be read after the product is shipped).

7.4 Timer Array Unit (TAU)

The timer array unit has eight 16-bit timers per unit. Each 16-bit timer is called a channel and can be used as an independent timer. In addition, two or more "channels" can be used to create a high-accuracy timer.

	Independent Operation Function	Combination Operation Function
<R>	- Interval timer - Square wave output	- PWM output - One-shot pulse output
<R>	- External event counter - Divider function - Input pulse interval measurement - Measurement of high-/low-level width of input signal	Multiple PWM output

Channel 7 can be used to realize LIN-bus reception processing in combination with UART3 of serial array unit 1.

7.4.1 Functional outline of timer array unit

<Functions of each channel when it operates independently>

<R> Independent operation functions are those functions that can be used for any channel regardless of the operation mode of the other channel.

(1) Interval timer

Each timer of a unit can be used as a reference timer that generates an interrupt (INTTM0n) at fixed intervals.

(2) Square wave output

A toggle operation is performed each time INTTM0n is generated and a square wave with a duty factor of 50% is output from a timer output pin (TO0n).

(3) External event counter

Each timer of a unit can be used as an event counter that generates an interrupt when the number of the valid edges of a signal input to the timer input pin (TI0n) has reached a specific value.

(4) Divider function

A clock input from a timer input pin (TI0n) is divided and output from an output pin (TO0n).

(5) Input pulse interval measurement

Counting is started by the valid edge of a pulse signal input to a timer input pin (TI0n). The count value of the timer is captured at the valid edge of the next pulse. In this way, the interval of the input pulse can be measured.

(6) Measurement of high-/low-level width of input signal

Counting is started by a single edge of the signal input to the timer input pin (TI0n), and the count value is captured at the other edge. In this way, the high-level or low-level width of the input signal can be measured.

Remark n: Channel number (n = 0 to 7)

<Functions of each channel when it operates with another channel>

<R> Combination operation functions are those functions that are attained by using the master channel (mostly the reference timer that controls cycles) and the slave channels (timers that operate following the master channel) in combination.

- <R>
- (1) PWM (Pulse Width Modulator) output
Two channels are used as a set to generate a pulse with a specified period and a specified duty factor.
 - (2) One-shot pulse output
Two channels are used as a set to generate a one-shot pulse with a specified delay time and a specified pulse width.
 - (3) Multiple PWM (Pulse Width Modulator) output
By extending the PWM function and using one master channel and two or more slave channels, up to seven types of PWM signals that have a specific period and a specified duty factor can be generated.


<LIN-bus supporting function (channel 7 only)>

- (1) Detection of wakeup signal
The timer starts counting at the falling edge of a signal input to the serial data input pin (RxD3) of UART3 and the count value of the timer is captured at the rising edge. In this way, a low-level width can be measured. If the low-level width is greater than a specific value, it is recognized as a wakeup signal.
- (2) Detection of sync break field
The timer starts counting at the falling edge of a signal input to the serial data input pin (RxD3) of UART3 after a wakeup signal is detected, and the count value of the timer is captured at the rising edge. In this way, a low-level width is measured. If the low-level width is greater than a specific value, it is recognized as a sync break field.
- (3) Measurement of pulse width of sync field
After a sync break field is detected, the low-level width and high-level width of the signal input to the serial data input pin (RxD3) of UART3 are measured. From the bit interval of the sync field measured in this way, a baud rate is calculated.

7.4.2 Timer array unit configuration

<R>

Figure 7-2. Block Diagram of Timer Array Unit



The timer array unit consists of the following registers.

<Registers of unit setting block>

- (1) Peripheral enable register 0 (PER0)
Bit 0 of this register enables or stops operation of the timer array unit. The default value of this bit is set to stop the operation of the timer array unit.
- (2) Timer clock select register 0 (TPS0)
This register is used to set a division ratio of the CK00 and CK01 clocks when they are generated, by dividing the peripheral hardware clock. The CK00 and CK01 clocks are commonly supplied to channels 0 to 7 of each unit.
- (3) Timer channel enable status register 0 (TE0)
This register is used to enable or stop the timer operation of each channel.
- (4) Timer channel start register 0 (TS0)
This is a trigger register that is used to clear a timer counter (TCR0n) and start the counting operation of each channel.
- (5) Timer channel stop register 0 (TT0)
This is a trigger register that stops the counting operation of each channel.
- (6) Timer input select register 0 (TIS0)
This register is used to select the input signal of a timer input pin (TI0n) or subsystem clock divided by 4 ($f_{XT}/4$) for each channel.
- (7) Noise filter enable register 1 (NFEN1)
This register is used to set whether the noise filter can be used for the timer input signal to each channel.
- (8) Timer output enable register 0 (TOE0)
This register is used to enable or stop the timer output of each channel.
- (9) Timer output register 0 (TO0)
This is a buffer register of timer output. The value of each bit in this register is output from the timer output pin (TO0n) of each channel.
- (10) Timer output level register 0 (TOL0)
TOL0 is a register that controls the timer output level of each channel.
The setting of the inverted output of channel n by this register is reflected at the timing of set or reset of the timer output signal while the timer output is enabled ($TOE0n = 1$) in the combination operation mode ($TOM0n = 1$).
- (11) Timer output mode register 0 (TOM0)
This register is used to set an output mode of timer output (toggle operation or combination operation) for each channel.

<Registers of each channel> n: Channel number (n = 0 to 7)

(12) Timer data register 0n (TDR0n)

This is the data register of channel n. In the interval timer mode, it functions as a compare register (that sets an interval period). In the capture mode, it functions as a capture register (that stores a captured value).

(13) Timer counter register 0n (TCR0n)

This is the counter register of channel n. It counts down in the interval timer mode and counts up in the capture mode.

(14) Timer mode register 0n (TMR0n)

This register sets an operation mode of channel n. It is used to select an operating clock (MCK), a count clock, whether the timer operates as the master or a slave, a start trigger and a capture trigger, the valid edge of the timer input, and an operation mode (interval, capture, event counter, one-count, or capture & one-count).

(15) Timer status register 0n (TSR0n)

This register indicates the overflow status of the timer/counter of channel n.

(16) Input switch control register (ISC) (channel 7 only)

This register is used to change the timer input signal of channel 7 to a signal input from the serial input pin (RxD3) of UART3. It is used to realize LIN-bus communication in combination with the serial array unit (SAU).

7.5 Real-Time Counter

The real-time counter has the following features.


- Having counters of year, month, week, day, hour, minute, and second, and can count up to 99 years.
- Constant-period interrupt function (period: 1 month to 0.5 seconds)
- Alarm interrupt function (alarm: week, hour, minute)
- Interval interrupt function
- Pin output function of 1 Hz
- Pin output function of 512 Hz or 16.384 kHz or 32 kHz

<R>

<R>

<R>

Figure 7-3. Block Diagram of Real-Time Counter



Remark f_{SUB} : Subclock frequency

The following registers control the real-time counter.

(1) Peripheral enable register 0 (PER0)

Bit 7 of this register is used to enable or stop operation of the real-time counter. The default value of this bit is set to stop the operation of the real-time counter.

(2) Real-time counter control register 0 (RTCC0)

The RTCC0 register is an 8-bit register that is used to start or stop the real-time counter operation, control the RTCC1 and RTC1HZ pins, and set a 12- or 24-hour system and the constant-period interrupt function.

(3) Real-time counter control register 1 (RTCC1)

The RTCC1 register is an 8-bit register that is used to control the alarm interrupt function and the wait time of the counter.

(4) Real-time counter control register 2 (RTCC2)

The RTCC2 register is an 8-bit register that is used to control the interval interrupt function and the RTCDIV pin.

(5) Sub-count register (RSUBC)

The RSUBC register is a 16-bit register that counts the reference time of 1 second of the real-time counter. It takes a value of 0H to 7FFFH and counts 1 second with a clock of 32.768 kHz.

(6) Second count register (SEC)

The SEC register is an 8-bit register that takes a value of 0 to 59 (decimal) and indicates the count value of seconds. It counts up when the sub-counter overflows.

(7) Minute count register (MIN)

The MIN register is an 8-bit register that takes a value of 0 to 59 (decimal) and indicates the count value of minutes. It counts up when the second counter overflows.

(8) Hour count register (HOUR)

The HOUR register is an 8-bit register that takes a value of 0 to 23 or 0 to 11 (decimal) and indicates the count value of hours. It counts up when the minute counter overflows.

(9) Day count register (DAY)

The DAY register is an 8-bit register that takes a value of 1 to 31 (decimal) and indicates the count value of days. It counts up when the hour counter overflows.

(10) Week count register (WEEK)

The WEEK register is an 8-bit register that takes a value of 0 to 6 (decimal) and indicates the count value of dates. It counts up in synchronization with the day counter.

(11) Month count register (MONTH)

The MONTH register is an 8-bit register that takes a value of 1 to 12 (decimal) and indicates the count value of months. It counts up when the day counter overflows.

(12) Year count register (YEAR)

The YEAR register is an 8-bit register that takes a value of 0 to 99 (decimal) and indicates the count value of years. It counts up when the month counter overflows.

(13) Watch error correction register (SUBCUD)

This register is used to correct the count value of the sub-count register (RSUBC).

(14) Alarm minute register (ALARMWM)

This register is used to set minutes of alarm.

(15) Alarm hour register (ALARMWH)

This register is used to set hours of alarm.

(16) Alarm week register (ALARMWW)


This register is used to set date of alarm.

7.6 Watchdog Timer

The watchdog timer operates on the internal low-speed oscillation clock.

The watchdog timer is used to detect an inadvertent program loop. If a program loop is detected, an internal reset signal is generated.

Figure 7-4. Block Diagram of Watchdog Timer



The watchdog timer uses the following register.

(1) Watchdog timer enable register (WDTE)

This register is used to control the operation of the watchdog timer/counter.

7.7 Clock Output/Buzzer Output Controller

The clock output controller is intended for carrier output during remote controlled transmission and clock output for supply to peripheral ICs.

Buzzer output is a function to output a square wave of buzzer frequency.


One pin can be used to output a clock or buzzer sound.

Two output pins, PCLBUZ0 and PCLBUZ1, are available.

PCLBUZ0 outputs a clock selected by clock output select register 0 (CKS0).

PCLBUZ1 outputs a clock selected by clock output select register 1 (CKS1).

Figure 7-5. Block Diagram of Clock Output/Buzzer Output Controller



Note The PCLBUZ0 and PCLBUZ1 pins can output a clock of up to 10 MHz at $2.7\text{ V} \leq V_{DD}$. Setting a clock exceeding 5 MHz at $V_{DD} < 2.7\text{ V}$ is prohibited.

The clock output/buzzer output controller uses the following two types of registers.

- (1) Clock output select register 0 (CKS0)
This register is used to enable or disable clock output or output of the pin that outputs a buzzer frequency (PCLBUZ0), and set an output clock.
- (2) Clock output select register 1 (CKS1)
This register is used to enable or disable clock output or output of the pin that outputs a buzzer frequency (PCLBUZ1), and set an output clock.

7.8 A/D Converter


The A/D converter converts an analog input signal into a digital value, and consists of up to 16 channels (ANI0 to ANI15) with a resolution of 10 bits.

The A/D converter has the following function.

- 10-bit resolution A/D conversion

10-bit resolution A/D conversion is carried out repeatedly for one analog input channel selected from ANI0 to ANI15. Each time an A/D conversion operation ends, an interrupt request (INTAD) is generated.

Figure 7-6. Block Diagram of A/D Converter



The A/D converter uses the following seven types of registers.

- (1) Peripheral enable register 0 (PER0)
Bit 5 of this register is used to enable or stop operation of the A/D converter. The default value of this bit is set to stop operation of the A/D converter.
- (2) A/D converter mode register (ADM)
This register is used to set conversion time of an input analog signal to be converted, and to start or stop the conversion operation.
- (3) 10-bit A/D conversion result register (ADCR)
Each time A/D conversion has been completed, the conversion result is loaded from the successive approximation register to this register that holds the A/D conversion result at the higher 10 bits (the lower 6 bits are fixed to 0).
- (4) 8-bit A/D conversion result register (ADCRH)
Each time A/D conversion has been completed, the conversion result is loaded from the successive approximation register to this register that stores the A/D conversion result in the higher 8 bits.
- (5) Analog input channel specification register (ADS)
This register is used to specify a port that inputs an analog voltage to be converted.
- (6) A/D port configuration register (ADPC)
This register is used to set the ANI0/P20 to ANI7/P27, and ANI8/P150 to ANI15/P157 pins in the analog input mode of the A/D converter or digital I/O mode of the ports.
- (7) Port mode registers 2, 15 (PM2, PM15)
These registers are used to set the ANI0/P20 to ANI7/P27 and ANI8/P150 to ANI15/P157 pins in the input or output mode.


7.9 D/A Converter

The D/A converter has a resolution of 8 bits and converts an input digital signal into an analog signal. It is configured so that output analog signals of two channels (ANO0 and ANO1) can be controlled. The D/A converter has the following features.

- 8-bit resolution × 2 chs
- R-2R ladder method
- Output analog voltage: $AV_{REF1} \times m/256$ (AV_{REF1} : Reference voltage for D/A converter, m: Value set to DACSn register)
- Operation mode: Normal mode/real-time output mode

Remark n = 0, 1

Figure 7-7. Block Diagram of D/A Converter



- Remarks**
1. INTTM04 and INTTM05 are timer trigger signals (interrupt signals from timer channels 4 and 5) that are used in the real-time output mode.
 2. Channel 0 and Channel 1 of the D/A converter share the AV_{REF1} pin.
 3. Channel 0 and Channel 1 of the D/A converter share the AV_{ss} pin. The AV_{ss} pin is also shared with the A/D converter.

The D/A converter consists of the following hardware units.

- (1) Peripheral enable register 0 (PER0)
Bit 6 of this register is used to enable or stop operation of the D/A converter. The default value of this bit is set to stop the operation of the D/A converter.
- (2) D/A converter mode register (DAM)
This register controls the operation of the D/A converter.
- (3) 8-bit D/A conversion value setting registers 0, 1 (DACS0, DACS1)
These registers are used to set an analog voltage value to be output to the ANO0 and ANO1 pins.

7.10 Serial Array Unit (SAU)

The serial array unit has four serial channels per unit and can use two or more of various serial interfaces (three-wire serial (CSI), UART, and simplified IIC) in combination.

Function assignment of each channel supported by the 78K0R/KG3 is as shown below (channels 2 and 3 of unit 1 are dedicated to UART3 (supporting LIN-bus)).

Unit	Channel	Used as CSI	Used as UART	Used as Simplified IIC
0	0	CSI00	UART0	–
	1	CSI01		–
	2	CSI10	UART1	IIC10
	3	–		–
1	0	CSI20	UART2	IIC20
	1	–		–
	2	–	UART3 (supporting LIN-bus)	–
	3	–		–

(Example of combination) When "UART0" is used for channels 0 and 1 of unit 0, CSI00 and CSI01 cannot be used, but CSI10, UART1, or IIC1 can be used.

7.10.1 Functional outline of serial array unit

Each serial interface supported by the 78K0R/KG3 has the following features.

(1) Three-wire serial (CSI)

This is a clocked communication function that uses three lines: serial clock (SCK) and serial data (SI and SO) lines.

[Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable
- Level setting of transmit/receive data

[Clock control]

- Master/slave selection
- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt

[Error detection flag]

- Overrun error

(2) UART

This is a start-stop synchronization function using two lines: serial data transmission (TxD) and serial data reception (RxD) lines. It transmits or receives data in asynchronization with the party of communication (by using an internal baud rate). Full-duplex UART communication can be realized by using two channels, one dedicated to transmission (even channel) and the other to reception (odd channel).

[Data transmission/reception]

<R>

- Data length of 5, 7 or 8 bits
- Select the MSB/LSB first
- Level setting of transmit/receive data
- Parity bit appending and parity check functions
- Stop bit appending

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- Error interrupt in case of framing error, parity error, or overrun error

[Error detection flag]

<R>

- Framing error, parity error, or overrun error

The LIN-bus is accepted in UART3 (2, 3 channels of unit 1)

[LIN-bus functions]

- | | | |
|---|---|---|
| <ul style="list-style-type: none"> • Wake-up signal detection • Sync break field (SBF) detection • Sync field measurement, baud rate calculation | } | External interrupt (INTP0) or Timer array unit (TAU) is used. |
|---|---|---|

(3) Simplified IIC

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA).

[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output and ACK detection functions
- Data length of 8 bits (When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)
- Manual generation of start condition and stop condition

[Interrupt function]

- Transfer end interrupt

[Error detection flag]

<R>

- Parity error (ACK error)

* [Functions not supported by simplified IIC]


- Slave transmission, slave reception
- Arbitration loss detection function
- Wait detection and wait output functions

Remark To use an IIC bus of full function, refer to **7.11 Serial Interface IIC0**.

7.10.2 Serial array unit configuration


<R>

Figure 7-8. Block Diagram of Serial Array Unit 0



<R>

Figure 7-9. Block Diagram of Serial Array Unit 1



The serial array unit consists of the following registers.

<Registers of unit> m: Unit number (m = 0, 1)

(1) Peripheral enable register 0 (PER0)

Bit 2 of this register enables or stops the operation of serial array unit 0, and bit 3 enables or stops the operation of serial array unit 1. By default, both the units are stopped from operating.

(2) Serial clock select register m (SPSm)

This register is used to set the division ratio of CK0 clock and CK1 clock that are generated by dividing the peripheral hardware clock. The CK0 and CK1 clocks are supplied to all channels 0 to 3 of the unit.

(3) Serial channel enable status register m (SEm)

This register indicates whether data transmission/reception operation of each channel is enabled or stopped.

(4) Serial channel start register m (SSm)

This is a trigger register that is used to clear the shift register and start transmission/reception of data by each channel.

(5) Serial channel stop register m (STm)

This is a trigger register that is used to stop the shift register and stop data transmission/reception by each channel.

(6) Serial output enable register m (SOEm)

This register is used to enable or stop output of serial data by each channel.

(7) Serial output register m (SOM)

This is a buffer register of serial clock output and serial data output. The value of this register is output from the serial clock output pin and serial data output pin of each channel.

(8) Noise filter enable register 0 (NFEN0)

This register is used to set whether the noise filter can be used for the serial data input signal to each channel.

7.11 Serial Interface IIC0

Serial interface IIC0 has the following two modes.


(1) Operation stop mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

(2) I²C bus mode (multimaster supported)

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCL0) line and a serial data bus (SDA0) line.

Figure 7-10. Block Diagram of Serial Interface IIC0



Serial interface IIC0 consists of the following hardware units.

- (1) Peripheral enable register 0 (PER0)
Bit 4 of this register is used to enable or stop operation of serial interface IIC0. The default value of this bit is set to stop the operation of serial interface IIC0.
- (2) IIC shift register 0 (IIC0)
IIC0 is a register that converts 8-bit serial data into 8-bit parallel data or vice versa in synchronization with the serial clock. This register is used for both transmission and reception.
- (3) Slave address register 0 (SVA0)
This register stores the source address when the microcontroller is used as a slave.
- (4) IIC control register 0 (IICC0)
This register is used to enable or stop the operation of I²C, set wait timing, and the other operations of I²C.
- (5) IIC status register 0 (IICS0)
This register indicates the status of I²C.
- (6) IIC flag register 0 (IICF0)
This register is used to set an operation mode of I²C and indicate the status of the I²C bus.
- (7) IIC clock select register 0 (IICCL0)
This register is used to set the transfer clock of I²C.
- (8) IIC function expansion register 0 (IICX0)
This register is used to set the function expansion of I²C.
- (9) Port mode register 6 (PM6)
This register is used to set port 6 in the input or output mode in 1-bit units.

7.12 Multiplier


The multiplier executes an operation of 16 bits $\times$ 16 bits with one clock.

It has the following features.

- Can execute calculation of 16 bits $\times$ 16 bits = 32 bits.

<R>

Figure 7-11. Block Diagram of Multiplier



The multiplier uses the following four registers.

<R>

- (1) 16-bit higher multiplication result storage register and 16-bit lower multiplication result storage register (MULOH and MULOL)

These two registers, MULOH and MULOL, are used to store a 32-bit multiplication result. The higher 16 bits of the multiplication result are stored in MULOH and the lower 16 bits, in MULOL, so that a total of 32 bits of the multiplication result can be stored.


- (2) Multiplication input data registers A and B (MULA and MULB)

These are 16-bit registers that store data for multiplication. The multiplier multiplies the values of MULA and MULB.

7.13 Key Return Signal Detector

A key interrupt (INTKR) can be generated by inputting the falling edge to key interrupt input pins (KR0 to KR7), depending on the setting of key return mode register (KRM).

Figure 7-12. Block Diagram of Key Return Signal Detector



The key interrupt function uses the following register.

(1) Key return mode register (KRM)

This register is used to enable or disable the key input signals of the KR0 to KR7 pins by the corresponding bits, KRM0 to KRM7.

7.14 Power-on-Clear (POC) Circuit

The power-on-clear circuit (POC) has the following functions.

- Generates internal reset signal at power on.

<R>

The reset signal is released if the supply voltage (V_{DD}) exceeds $1.59\text{ V} \pm 0.09\text{ V}^{\text{Note}}$.


Caution If the low-voltage detector (LVI) is set to ON by an option byte by default, the reset signal is not released until the supply voltage (V_{DD}) exceeds $2.07\text{ V} \pm 0.2\text{ V}^{\text{Note}}$.

<R>

- Compares supply voltage (V_{DD}) and detection voltage ($V_{POC} = 1.59\text{ V} \pm 0.09\text{ V}^{\text{Note}}$), generates internal reset signal when $V_{DD} < V_{POC}$.

Note These are preliminary values and subject to change.

Figure 7-13. Block Diagram of Power-on-Clear Circuit




7.15 Low-Voltage Detector (LVI)

The low-voltage detector (LVI) has the following functions.

- The LVI circuit compares the supply voltage (V_{DD}) with the detection voltage (V_{LVI}) or the input voltage from an external input pin (EXLVI) with the detection voltage ($V_{EXLVI} = 1.21 \text{ V} \pm 0.1 \text{ V}^{\text{Note}}$), and generates an internal reset or internal interrupt signal.
- <R> • The low-voltage detector (LVI) can be set to ON by an option byte by default. If it is set to ON to raise the power supply from the POC detection voltage or lower, the internal reset signal is generated when the supply voltage (V_{DD}) < detection voltage ($V_{LVI} = 2.07 \text{ V} \pm 0.2 \text{ V}^{\text{Note}}$). After that, the internal reset signal is generated when the supply voltage (V_{DD}) < detection voltage ($V_{LVI} = 2.07 \text{ V} \pm 0.1 \text{ V}^{\text{Note}}$).
- <R> • The supply voltage (V_{DD}) or the input voltage from the external input pin (EXLVI) can be selected to be detected by software.
- <R> • A reset or an interrupt can be selected to be generated after detection by software.
- Detection levels (16 levels) of supply voltage can be changed by software.
- Operable in STOP mode.

Note These are preliminary values and subject to change.

Figure 7-14. Block Diagram of Low-Voltage Detector



The low-voltage detector is controlled by the following registers.

- (1) Low-voltage detection register (LVIM)
This register sets low-voltage detection and the operation mode.
- (2) Low-voltage detection level select register (LVIS)
This register selects the low-voltage detection level.
- (3) Port mode register 12 (PM12)
When using the P120/EXLVI/INTP0 pin for external low-voltage detection potential input, set PM120 to 1. At this time, the output latch of P120 may be 0 or 1.

7.16 DMA Controller

The 78K0R/KG3 has an internal DMA (Direct Memory Access) controller.

Data can be automatically transferred between the peripheral hardware supporting DMA, SFRs, and internal RAM without via CPU.

As a result, the normal internal operation of the CPU and data transfer can be executed in parallel with transfer between the SFR and internal RAM, and therefore, a large capacity of data can be processed. In addition, real-time control using communication, timer, and A/D can also be realized.

- Number of DMA channels: 2
- Transfer unit: 8 or 16 bits
- Maximum transfer unit: 1024 times
- Transfer type: 2-cycle transfer (One transfer is processed in 2 clocks and the CPU stops during that processing.)
- Transfer mode: Single-transfer mode
- Transfer request: Selectable from the following peripheral hardware interrupts
 - A/D converter
 - Serial interface (CIS00, CSI01, CSI10, UART0, UART1, UART3, or IIC10)
 - Timer (channel 0, 1, 4, or 5)
- Subject to transfer: Between SFR and internal RAM

Here are examples of functions using DMA.

- Successive transfer of serial interface
- Batch transfer of analog data
- Capturing A/D conversion result at fixed interval
- Capturing port value at fixed interval

<R>

8. INTERRUPT FUNCTION

A total of 42 interrupt sources are provided, divided into the following two types.

- Maskable interrupt: 41
- Software interrupt: 1

Table 8-1. Interrupt Source List (1/3)

Interrupt Type	Default Priority ^{Note 1}	Interrupt Source		Internal/ External	Vector Table Address	Basic Configuration Type ^{Note 2}
		Name	Trigger			
<R>	0	INTWDTI	Watchdog timer interval ^{Note 3} (75% of overflow time)	Internal	0004H	(A)
	1	INTLVI	Low-voltage detection ^{Note 4}		0006H	
	2	INTP0	Pin input edge detection	External	0008H	(B)
	3	INTP1			000AH	
	4	INTP2			000CH	
	5	INTP3			000EH	
	6	INTP4			0010H	
	7	INTP5			0012H	
	8	INTST3	End of UART3 transmission	Internal	0014H	(A)
	9	INTSR3	End of UART3 reception		0016H	
	10	INTSRE3	UART3 communication error occurrence		0018H	
	11	INTDMA0	End of DMA0 transfer		001AH	
	12	INTDMA1	End of DMA1 transfer		001CH	
	13	INTST0 /INTCSI00	End of UART0 transmission/end of CSI00 communication		001EH	
	14	INTSR0 /INTCSI01	End of UART0 reception/end of CSI01 communication		0020H	
	15	INTSRE0	CSI00/CSI01/UART0 communication error occurrence		0022H	
	16	INTST1 /INTCSI10 /INTIIC10	End of UART1 transmission/end of CSI10 communication/end of IIC10 communication		0024H	
	17	INTSR1	End of UART1 reception		0026H	
	18	INTSRE1	CSI10/UART1/IIC10 communication error occurrence		0028H	
	19	INTIIC0	End of IIC0 communication		002AH	

Notes 1. The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 40 indicates the lowest priority.

2. Basic configuration types (A) to (C) correspond to (A) to (C) in Figure 8-1.

3. When bit 7 (WDTINT) of the option byte (000C0H) is set to 1.

4. When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is cleared to 0.

Table 8-1. Interrupt Source List (2/3)

Interrupt Type	Default Priority ^{Note 1}	Interrupt Source		Internal/ External	Vector Table Address	Basic Configuration Type ^{Note 2}
		Name	Trigger			
Maskable	20	INTTM00	End of timer channel 0 count or capture	Internal	002CH	(A)
	21	INTTM01	End of timer channel 1 count or capture		002EH	
	22	INTTM02	End of timer channel 2 count or capture		0030H	
	23	INTTM03	End of timer channel 3 count or capture		0032H	
	24	INTAD	End of A/D conversion		0034H	
	25	INTRTC	Fixed-cycle signal of real-time counter/alarm match detection		0036H	
	26	INTRTCI	Interval signal detection of real-time counter		0038H	
	27	INTKR	Key return signal detection	External	003AH	(B)
	28	INTST2 /INTCSI20 /INTIIC20	End of UART2 transmission/end of CSI20 communication/end of IIC20 communication	Internal	003CH	(A)
	29	INTSR2	End of UART2 reception		003EH	
	30	INTSRE2	CSI20/UART2/IIC20 communication error occurrence		0040H	
	31	INTTM04	End of timer channel 4 count or capture		0042H	
	32	INTTM05	End of timer channel 5 count or capture		0044H	
	33	INTTM06	End of timer channel 6 count or capture		0046H	
	34	INTTM07	End of timer channel 7 count or capture		0048H	
	35	INTP6	Pin input edge detection	External	004AH	(B)
	36	INTP7			004CH	
	37	INTP8			004EH	
	38	INTP9			0050H	
	39	INTP10			0052H	
	40	INTP11			0054H	

Notes 1. The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 40 indicates the lowest priority.

2. Basic configuration types (A) to (C) correspond to (A) to (C) in Figure 8-1.

Table 8-1. Interrupt Source List (3/3)

Interrupt Type	Default Priority ^{Note 1}	Interrupt Source		Internal/ External	Vector Table Address	Basic Configuration Type ^{Note 2}
		Name	Trigger			
Software	–	BRK	Execution of BRK instruction	–	007EH	(C)
Reset	–	RESET	RESET pin input	–	0000H	–
		POC	Power-on-clear			
		LVI	Low-voltage detection ^{Note 3}			
		WDT	Overflow of watchdog timer			
		TRAP	Execution of illegal instruction ^{Note 4}			

Notes 1. The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 40 indicates the lowest priority.

2. Basic configuration types (A) to (C) correspond to (A) to (C) in Figure 8-1.

3. When bit 1 (LVIMD) of the low-voltage detection register (LVIM) is set to 1.


4. The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution cannot be emulated by the in-circuit emulator or on-chip debug emulator.


<R>

Figure 8-1. Basic Configuration of Interrupt Function


(A) Internal maskable interrupt



(B) External maskable interrupt



(C) Software interrupt




- IF: Interrupt request flag
- IE: Interrupt enable flag
- ISP0: In-service priority flag 0
- ISP1: In-service priority flag 1
- MK: Interrupt mask flag
- PR0: Priority specification flag 0
- PR1: Priority specification flag 1

9. STANDBY FUNCTION

The standby function is designed to reduce the operating current of the system. The following two modes are available.

- **HALT mode:** Stops the operating clock of the CPU. By using this mode in combination with the normal operation mode for intermittent operation, the average current consumption can be decreased.
- **STOP mode:** Stops oscillation of the main system clock. All operations using the main system clock are stopped, so that the power consumption can be reduced more than in the HALT mode.

Figure 9-1. Standby Function



The standby function uses the following two types of registers.

(1) Oscillation stabilization time counter status register (OSTC)

This register indicates the counting status of the oscillation stabilization time counter of the X1 clock. The X1 clock oscillation stabilization time can be checked in the following case,

- If the X1 clock starts oscillation while the internal high-speed oscillation clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock with the X1 clock oscillating.

(2) Oscillation stabilization time select register (OSTS)

This register is used to select the oscillation stabilization time of the X1 clock when the STOP mode is released.

If the X1 clock is selected as the CPU clock, the CPU waits for the time set by OSTS after the STOP mode is released.

If the internal high-speed oscillation clock is selected as the CPU clock, confirm that the oscillation stabilization time has elapsed after the STOP mode was released, by using OSTC. OSTC can be used to check the time set in advance by OSTS.

10. RESET FUNCTION

The microcontroller is reset in the following five ways.

- External reset input via $\overline{\text{RESET}}$ pin
- Internal reset by watchdog timer program loop detection
- Internal reset by comparison of supply voltage and detection voltage of power-on-clear (POC) circuit
- Internal reset by comparison of supply voltage and detection voltage of low-power-supply detector (LVI)
- Internal reset by execution of illegal instruction^{Note}

<R>

Note The illegal instruction is generated when instruction code FFH is executed.
Reset by the illegal instruction execution cannot be emulated by the in-circuit emulator or on-chip debug emulator.

11. OPTION BYTES

12. ELECTRICAL SPECIFICATIONS (TARGET)

Cautions 1. These specifications show target values, which may change after device evaluation.

2. The 78K0R/KG3 is provided with an on-chip debug function. After using the on-chip debug function, do not use the product for mass production because its reliability cannot be guaranteed from the viewpoint of the limit of the number of times the flash memory can be rewritten.

After the on-chip debug function is used, complaints will not be accepted.

Absolute Maximum Ratings (T_A = 25°C) (1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V _{DD}		−0.5 to +6.5	V
	EV _{DD0} , EV _{DD1}		−0.5 to +6.5	V
	V _{SS}		−0.5 to +0.3	V
	EV _{SS0} , EV _{SS1}		−0.5 to +0.3	V
	AV _{REF0}		−0.5 to V _{DD} +0.3 ^{Note}	V
	AV _{REF1}		−0.5 to V _{DD} +0.3 ^{Note}	V
	AV _{SS}		−0.5 to +0.3	V
Input voltage	V _{I1}	P00 to P06, P10 to P17, P20 to P27, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P110, P111, P120 to P124, P130, P131, P140 to P145, P150 to P157, EXCLK, <u>RESET</u>	−0.3 to V _{DD} +0.3 ^{Note}	V
	V _{I2}	P60 to P63 (N-ch open-drain)	−0.3 to +6.5	V
Output voltage	V _O		−0.3 to V _{DD} +0.3 ^{Note}	V
Analog input voltage	V _{AN}	ANI0 to ANI15	−0.3 to AV _{REF0} +0.3 ^{Note} and −0.3 to V _{DD} +0.3 ^{Note}	V
Output current, high	I _{OH1}	Per pin	−10	mA
		Total of all pins −80 mA	P00 to P04, P40 to P47, P120, P130, P131, P140 to P145	−25
			P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87	−55
	I _{OH2}	Per pin	P20 to P27, P110, P111, P150 to P157	−0.5
		Total of all pins		−2

Note Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Absolute Maximum Ratings (T_A = 25°C) (2/2)



Parameter	Symbols	Conditions		Ratings	Unit
Output current, low	I _{OL1}	Per pin		30	mA
		Total of all pins 200 mA	P00 to P04, P40 to P47, P120, P130, P131, P140 to P145	60	mA
			P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87	140	mA
	I _{OL2}	Per pin	P20 to P27, P110, P111, P150 to P157	1	mA
		Total of all pins		5	mA
Operating ambient temperature	T _A	In normal operation mode		−40 to +85	°C
		In flash memory programming mode			
Storage temperature	T _{stg}			−40 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

X1 Oscillator Characteristics

($T_A = -40$ to $+85^{\circ}\text{C}$, $1.8\text{ V} \leq V_{DD} = EV_{DD0} = EV_{DD1} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = AV_{SS} = 0\text{ V}$)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		X1 clock oscillation frequency (f_x) ^{Note}	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.0		20.0	MHz
			$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$	2.0		5.0	
Crystal resonator		X1 clock oscillation frequency (f_x) ^{Note}	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.0		20.0	MHz
			$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$	2.0		5.0	

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as V_{SS} .
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.


2. Since the CPU is started by the internal high-speed oscillation clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Internal Oscillator Characteristics(T_A = -40 to +85°C, 1.8 V ≤ V_{DD} = EV_{DD0} = EV_{DD1} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = AV_{SS} = 0 V)

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
8 MHz internal oscillator	Internal high-speed oscillation clock frequency (f _{IH}) ^{Note}	No temperature correction	2.7 V ≤ V _{DD} ≤ 5.5 V	7.6	8.0	8.4	MHz
			1.8 V ≤ V _{DD} < 2.7 V			8.0	MHz
		Temperature correction	2.7 V ≤ V _{DD} ≤ 5.5 V	7.8	8.0	8.2	MHz
			1.8 V ≤ V _{DD} < 2.7 V			8.0	MHz
240 kHz internal oscillator	Internal low-speed oscillation clock frequency (f _{IL})	2.7 V ≤ V _{DD} ≤ 5.5 V			240		kHz
		1.8 V ≤ V _{DD} < 2.7 V			TBD		kHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.**XT1 Oscillator Characteristics**(T_A = -40 to +85°C, 1.8 V ≤ V_{DD} = EV_{DD0} = EV_{DD1} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = AV_{SS} = 0 V)

Resonator	Recommended Circuit	Items	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		XT1 clock oscillation frequency (f _{XT}) ^{Note}			32.768		kHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Cautions 1. When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as V_{SS}.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

2. The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption, and is more prone to malfunction due to noise than the X1 oscillator. Particular care is therefore required with the wiring method when the XT1 clock is used.

Remark For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

DC Characteristics (1/4)

($T_A = -40$ to $+85^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} = EV_{DD0} = EV_{DD1} \leq 5.5\text{ V}$, $AV_{REF0} = AV_{REF1} \leq V_{DD}$, $V_{SS} = EV_{SS0} = EV_{SS1} = AV_{SS} = 0\text{ V}$)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	I_{OH1}	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P80 to P87, P120, P130, P131, P140 to P145	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		-3.0	mA
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		-1.0	mA
			$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$		-1.0	mA
		Total of P00 to P04, P40 to P47, P120, P130, P131, P140 to P145	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		-20.0	mA
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		-10.0	mA
			$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$		-5.0	mA
		Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		-30.0	mA
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		-19.0	mA
			$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$		-10.0	mA
		Total of all pins	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		-50.0	mA
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		-29.0	mA
			$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$		-15.0	mA
Output current, low ^{Note 2}	I_{OL1}	Per pin for P20 to P27, P150 to P157	$AV_{REF0} = V_{DD}$		-0.1	mA
		Per pin for P110, P111	$AV_{REF1} = V_{DD}$		-0.1	mA
		Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P60 to P67, P80 to P87, P120, P130, P131, P140 to P145	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		8.5	mA
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		1.0	mA
			$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$		0.5	mA
		Per pin for P60 to P63	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		15.0	mA
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		3.0	mA
			$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$		2.0	mA
		Total of P00 to P04, P40 to P47, P120, P130, P131, P140 to P145	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		20.0	mA
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		15.0	mA
			$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$		15.0	mA
		Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		45.0	mA
	I_{OL2}		$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		35.0	mA
			$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$		20.0	mA
		Total of all pins	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		65.0	mA
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		40.0	mA
			$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$		35.0	mA
		Per pin for P20 to P27, P150 to P157	$AV_{REF0} = V_{DD}$		0.4	mA
		P110, P111	$AV_{REF1} = V_{DD}$		0.4	mA

- Notes**
1. Value of current at which the device operation is guaranteed even if the current flows from V_{DD} to an output pin.
 2. Value of current at which the device operation is guaranteed even if the current flows from an output pin to GND.

Caution P02 to P04, P43, P45, P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (2/4)

($T_A = -40$ to $+85^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} = EV_{DD0} = EV_{DD1} \leq 5.5\text{ V}$, $AV_{REF0} = AV_{REF1} \leq V_{DD}$, $V_{SS} = EV_{SS0} = EV_{SS1} = AV_{SS} = 0\text{ V}$)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
<R> Input voltage, high	V_{IH1}	P01, P02, P12, P13, P15, P41, P45, P52 to P57, P64 to P67, P80 to P87, P121 to P124, P144	$0.7V_{DD}$		V_{DD}	V
	V_{IH2}	P00, P03 to P06, P10, P11, P14, P16, P17, P30, P31, P40, P42 to P44, P46, P47, P50, P51, P70 to P77, P140 to P143, P145, EXCLK, RESET	Normal mode		V_{DD}	V
	V_{IH3}	P03, P04, P43, P44, P142, P143	TTL mode $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.2	V_{DD}	V
	V_{IH4}	P20 to P27, P150 to P157	$AV_{REF0} = V_{DD}$	$0.7AV_{REF0}$	AV_{REF0}	V
	V_{IH5}	P110, P111	$AV_{REF1} = V_{DD}$	$0.7AV_{REF1}$	AV_{REF1}	V
	V_{IH6}	P60 to P63	$0.7V_{DD}$		6.0	V
	V_{IH7}	FLMD0	$0.9V_{DD}$ Note 1		V_{DD}	V
<R> Input voltage, low	V_{IL1}	P01, P02, P12, P13, P15, P41, P45, P52 to P57, P64 to P67, P80 to P87, P121 to P124, P144	0		$0.3V_{DD}$	V
	V_{IL2}	P00, P03 to P06, P10, P11, P14, P16, P17, P30, P31, P40, P42 to P44, P46, P47, P50, P51, P70 to P77, P131, P140 to P143, P145, EXCLK, RESET	Normal mode	0	$0.2V_{DD}$	V
	V_{IL3}	P03, P04, P43, P44, P142, P143	TTL mode $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	0	0.8	V
	V_{IL4}	P20 to P27, P150 to P157	$AV_{REF0} = V_{DD}$	0	$0.3AV_{REF0}$	V
	V_{IL5}	P110, P111	$AV_{REF1} = V_{DD}$	0	$0.3AV_{REF1}$	V
	V_{IL6}	P60 to P63	0		$0.3V_{DD}$	V
	V_{IL7}	FLMD0	0		$0.1V_{DD}$ Note 2	V

<R> **Notes** 1. Must be $0.9V_{DD}$ or higher when used in the flash memory programming mode.

<R> 2. If a $0.1V_{DD}$ or lower voltage is set, the FLMD0 pin cannot be set to high level even when using an on-chip pull-up resistor.

Cautions 1. The maximum value of V_{IH} of pins P02 to P04, P43, P45, and P142 to P144 is V_{DD} , even in the N-ch open-drain mode.

2. For P122/EXCLK, V_{IH}/V_{IL} differs according to the input port mode or external clock mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (3/4)

($T_A = -40$ to $+85^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} = EV_{DD0} = EV_{DD1} \leq 5.5\text{ V}$, $AV_{REF0} = AV_{REF1} \leq V_{DD}$, $V_{SS} = EV_{SS0} = EV_{SS1} = AV_{SS} = 0\text{ V}$)

<R>

<R>

<R>

<R>

<R>

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V_{OH1}	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P120, P130, P131, P140 to P145	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $I_{OH1} = -3.0\text{ mA}$	$V_{DD} - 0.7$		V
			$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $I_{OH1} = -1.0\text{ mA}$	$V_{DD} - 0.5$		V
	V_{OH2}	P20 to P27, P150 to P157	$AV_{REF0} = V_{DD}$, $I_{OH2} = -100\text{ }\mu\text{A}$	$V_{DD} - 0.5$		V
		P110, P111	$AV_{REF1} = V_{DD}$, $I_{OH2} = -100\text{ }\mu\text{A}$	$V_{DD} - 0.5$		V
Output voltage, low	V_{OL1}	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P120, P130, P131, P140 to P145	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $I_{OL1} = 8.5\text{ mA}$		0.7	V
			$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $I_{OL1} = 1.0\text{ mA}$		0.5	V
			$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $I_{OL1} = 0.5\text{ mA}$		0.4	V
	V_{OL2}	P20 to P27, P150 to P157	$AV_{REF0} = V_{DD}$, $I_{OL2} = 0.4\text{ mA}$		0.4	V
		P110, P111	$AV_{REF1} = V_{DD}$, $I_{OL2} = 0.4\text{ mA}$		0.4	V
	V_{OL3}	P60 to P63	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $I_{OL1} = 15.0\text{ mA}$		2.0	V
			$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $I_{OL1} = 5.0\text{ mA}$		0.4	V
			$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $I_{OL1} = 3.0\text{ mA}$		0.4	V
			$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $I_{OL1} = 2.0\text{ mA}$		0.4	V

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (4/4)

($T_A = -40$ to $+85^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} = EV_{DD0} = EV_{DD1} \leq 5.5\text{ V}$, $AV_{REF0} = AV_{REF1} \leq V_{DD}$, $V_{SS} = EV_{SS0} = EV_{SS1} = AV_{SS} = 0\text{ V}$)

	Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
<R>	Input leakage current, high	I _{LIH1}	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P120, P131, P140 to P145, FLMD0, $\overline{\text{RESET}}$	V _I = V _{DD}				1	μA
		I _{LIH2}	P20 to P27, P150 to P157	V _I = V _{DD} = AV _{REF0}				1	μA
		I _{LIH3}	P110, P111	V _I = V _{DD} = AV _{REF1}				1	μA
<R>		I _{LIH4}	P121 to P124 (X1, X2, XT1, XT2)	V _I = V _{DD}	In Input port			1	μA
			In resonator connection				10	μA	
<R>	Input leakage current, low	I _{LIL1}	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P120, P131, P140 to P145, FLMD0, $\overline{\text{RESET}}$	V _I = V _{SS}				−1	μA
		I _{LIL2}	P20 to P27, P150 to P157	V _I = V _{SS} , AV _{REF0} = V _{DD}				−1	μA
		I _{LIL3}	P110, P111	V _I = V _{SS} , AV _{REF1} = V _{DD}				−1	μA
<R>		I _{LIL4}	P121 to P124 (X1, X2, XT1, XT2)	V _I = V _{SS}	In Input port			−1	μA
					In resonator connection			−10	μA
<R>	Pull-up resistance value	R _{U1}	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P120, P131, P140 to P145, $\overline{\text{RESET}}$	V _I = V _{DD}		10	20	100	kΩ
		R _{U2}	FLMD0	2.7 V ≤ V _{DD} ≤ 5.5 V, V _I = V _{DD}		10	20	40	kΩ
	1.8 V ≤ V _{DD} < 2.7 V, V _I = V _{DD}			10	20	60	kΩ		
<R>	Pull-down resistance value	R _D	FLMD0	2.7 V ≤ V _{DD} ≤ 5.5 V, V _I = V _{SS}		10	20	40	kΩ
				1.8 V ≤ V _{DD} < 2.7 V, V _I = V _{SS}		10	20	60	kΩ
	Protection resistance value	R _G	FLMD0			2	4.5	7	kΩ

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

<R>

AC Characteristics


(1) Basic operation

($T_A = -40$ to $+85^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} = EV_{DD0} = EV_{DD1} \leq 5.5\text{ V}$, $AV_{REF0} = AV_{REF1} \leq V_{DD}$, $V_{SS} = EV_{SS0} = EV_{SS1} = AV_{SS} = 0\text{ V}$)


Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	T_{CY}	Main system clock (f_{XP}) operation				
		$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	0.05		8	μs
		$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$	0.2		8	μs
		Subsystem clock (f_{SUB}) operation	28.5		62.5	μs
External main system clock frequency	f_{EX}	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.0		20.0	MHz
		$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$	2.0		5.0	MHz
External main system clock input high-level width, low-level width	t_{EXH}, t_{EXL}	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	24		250	ns
		$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$	96		250	ns
TI00 to TI07 input frequency	t_{TI}	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			$f_{MCK}/2$	MHz
		$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$			$f_{MCK}/2$	MHz
TI00 to TI07 input high-level width, low-level width	t_{TIH}, t_{TIL}		$2/f_{MCK}-1$			ns
TO00 to TO07 output frequency	t_{TO}	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			10	MHz
		$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$			5	MHz
PCLBUZ0/1 output frequency	t_{PCL}	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			10	MHz
		$1.8\text{ V} \leq V_{DD} < 2.7\text{ V}$			5	MHz
Interrupt input high-level width, low-level width	t_{INTH}, t_{INTL}		1			μs
Key interrupt input low-level width	t_{KR}		250			ns
RESET low-level width	t_{RSL}		10			μs

Remark f_{MCK} : Macro operation clock frequency


T_{CY} vs. V_{DD} (Main System Clock Operation)




<R> AC Timing Test Points (Excluding External Main System Clock)




External Main System Clock Timing




TI Timing




Interrupt Request Input Timing



Key Interrupt Input Timing



$\overline{\text{RESET}}$ Input Timing



<R> A/D Converter Characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} = EV_{DD0} = EV_{DD1} \leq 5.5\text{ V}$, $2.3\text{ V} \leq AV_{REF0} \leq V_{DD}$, $AV_{REF1} \leq V_{DD}$, $V_{SS} = EV_{SS0} = EV_{SS1} = AV_{SS} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				10	bit
Overall error ^{Notes 1, 2}	AINL	$4.0\text{ V} \leq AV_{REF0} \leq 5.5\text{ V}$			± 0.4	%FSR
		$2.7\text{ V} \leq AV_{REF0} < 4.0\text{ V}$			± 0.6	%FSR
		$2.3\text{ V} \leq AV_{REF0} < 2.7\text{ V}$			TBD	%FSR
Conversion time	t _{CONV}	$4.0\text{ V} \leq AV_{REF0} \leq 5.5\text{ V}$	6.1		36.7	μs
		$2.7\text{ V} \leq AV_{REF0} < 4.0\text{ V}$	6.1		36.7	μs
		$2.3\text{ V} \leq AV_{REF0} < 2.7\text{ V}$	27		TBD	μs
Zero-scale error ^{Notes 1, 2}	E _{ZS}	$4.0\text{ V} \leq AV_{REF0} \leq 5.5\text{ V}$			± 0.4	%FSR
		$2.7\text{ V} \leq AV_{REF0} < 4.0\text{ V}$			± 0.6	%FSR
		$2.3\text{ V} \leq AV_{REF0} < 2.7\text{ V}$			TBD	%FSR
Full-scale error ^{Notes 1, 2}	E _{FS}	$4.0\text{ V} \leq AV_{REF0} \leq 5.5\text{ V}$			± 0.4	%FSR
		$2.7\text{ V} \leq AV_{REF0} < 4.0\text{ V}$			± 0.6	%FSR
		$2.3\text{ V} \leq AV_{REF0} < 2.7\text{ V}$			TBD	%FSR
Integral non-linearity error ^{Note 1}	ILE	$4.0\text{ V} \leq AV_{REF0} \leq 5.5\text{ V}$			± 2.5	LSB
		$2.7\text{ V} \leq AV_{REF0} < 4.0\text{ V}$			± 4.5	LSB
		$2.3\text{ V} \leq AV_{REF0} < 2.7\text{ V}$			TBD	LSB
Differential non-linearity error ^{Note 1}	DLE	$4.0\text{ V} \leq AV_{REF0} \leq 5.5\text{ V}$			± 1.0	LSB
Analog input voltage	V _{AIN}		AV _{SS}		AV _{REF0}	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

<R> D/A Converter Characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $1.8\text{ V} \leq V_{DD} = EV_{DD0} = EV_{DD1} \leq 5.5\text{ V}$, $AV_{REF0} \leq V_{DD}$, $1.8\text{ V} \leq AV_{REF1} \leq V_{DD}$, $V_{SS} = EV_{SS0} = EV_{SS1} = AV_{SS} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
D/A Converter operating current	I _{DAC}				1.5	mA
Resolution	RES				8	bit
Overall error	AINL	R _{LOAD} = 2 M Ω			± 1.2	%FSR
		R _{LOAD} = 4 M Ω			± 0.8	%FSR
		R _{LOAD} = 10 M Ω			± 0.6	%FSR
Settling time	t _{SET}	C _{LOAD} = 20 pF	$4.0\text{ V} \leq AV_{REF1} \leq 5.5\text{ V}$		3	μs
			$2.7\text{ V} \leq AV_{REF1} < 4.0\text{ V}$		3	μs
			$2.3\text{ V} \leq AV_{REF1} < 2.7\text{ V}$		6	μs
D/A output resistance value	R _O	per D/A converter 1 channel		6.4		k Ω

Flash Memory Programming Characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $2.7\text{ V} \leq V_{DD} = EV_{DD0} = EV_{DD1} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V _{DD} supply current	I _{DD}			6		mA

① **VOLTAGE APPLICATION WAVEFORM AT INPUT PIN**

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL}

②

③

④

- **The information contained in this document is being issued in advance of the production cycle for the product. The parameters for the product may change before final production or NEC Electronics Corporation, at its own discretion, may withdraw the product prior to its production.**
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special", and "Specific". The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics products before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

[MEMO]

*For further information,
please contact:*

NEC Electronics Corporation

1753, Shimonumabe, Nakahara-ku,
Kawasaki, Kanagawa 211-8668,
Japan
Tel: 044-435-5111
<http://www.necel.com/>

[America]

NEC Electronics America, Inc.

2880 Scott Blvd.
Santa Clara, CA 95050-2554, U.S.A.
Tel: 408-588-6000
800-366-9782
<http://www.am.necel.com/>

[Europe]

NEC Electronics (Europe) GmbH

Arcadiastrasse 10
40472 Düsseldorf, Germany
Tel: 0211-65030
<http://www.eu.necel.com/>

Hanover Office

Podbielski Strasse 166 B
30177 Hanover
Tel: 0 511 33 40 2-0

Munich Office

Werner-Eckert-Strasse 9
81829 München
Tel: 0 89 92 10 03-0

Stuttgart Office

Industriestrasse 3
70565 Stuttgart
Tel: 0 711 99 01 0-0

United Kingdom Branch

Cygnus House, Sunrise Parkway
Linford Wood, Milton Keynes
MK14 6NP, U.K.
Tel: 01908-691-133

Succursale Française

9, rue Paul Dautier, B.P. 52180
78142 Velizy-Villacoublay Cédex
France
Tel: 01-3067-5800

Sucursal en España

Juan Esplandiu, 15
28007 Madrid, Spain
Tel: 091-504-2787

Tyskland Filial

Täby Centrum
Entrance S (7th floor)
18322 Täby, Sweden
Tel: 08 638 72 00

Filiale Italiana

Via Fabio Filzi, 25/A
20124 Milano, Italy
Tel: 02-667541

Branch The Netherlands

Limburglaan 5
5616 HR Eindhoven
The Netherlands
Tel: 040 265 40 10

[Asia & Oceania]

NEC Electronics (China) Co., Ltd

7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian
District, Beijing 100083, P.R.China
TEL: 010-8235-1155
<http://www.cn.necel.com/>

NEC Electronics Shanghai Ltd.

Room 2509-2510, Bank of China Tower,
200 Yincheng Road Central,
Pudong New Area, Shanghai P.R. China P.C:200120
Tel: 021-5888-5400
<http://www.cn.necel.com/>

NEC Electronics Hong Kong Ltd.

12/F., Cityplaza 4,
12 Taikoo Wan Road, Hong Kong
Tel: 2886-9318
<http://www.hk.necel.com/>

Seoul Branch

11F., Samik Lavied'or Bldg., 720-2,
Yeoksam-Dong, Kangnam-Ku,
Seoul, 135-080, Korea
Tel: 02-558-3737

NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road
Taipei, Taiwan, R. O. C.
Tel: 02-2719-2377

NEC Electronics Singapore Pte. Ltd.

238A Thomson Road,
#12-08 Novena Square,
Singapore 307684
Tel: 6253-8311
<http://www.sg.necel.com/>