



Low-Voltage Sub-Ω SPST/SPDT MICRO FOOT® Analog Switch

DESCRIPTION

The DG3001, DG3002, DG3003 are monolithic CMOS analog switches designed for high performance switching of analog signals. The DG3001 and DG3002 are configured as SPST switches, and the DG3003 is an SPDT switch. Combining low power, high speed (t_{ON} : 47 ns, t_{OFF} : 40 ns), low on-resistance ($R_{DS(on)}$: 0.4 Ω) and small physical size (MICRO FOOT, 6-bump), the DG3001, DG3002, DG3003 are ideal for portable and battery powered applications requiring high performance and efficient use of board space.

The DG3001, DG3002, DG3003 are built on Vishay Siliconix's low voltage JI2 process. An epitaxial layer prevents latchup.

Each switch conducts equally well in both directions when on, and blocks up to the power supply level when off.

As a committed partner to the community and the environment, Vishay Siliconix manufactures this product with the lead (Pb)-free device terminations. For MICRO FOOT analog switching products manufactured with tin/silver/copper (Sn/Ag/Cu) device terminations, the lead (Pb)-free "-E1" suffix is being used as a designator.

FEATURES

- MICRO FOOT chip scale package (1 mm x 1.5 mm)
- Low voltage operation (1.8 V to 5.5 V)
- Low on-resistance $R_{DS(on)}$: 0.4 Ω
- Fast switching t_{ON}: 47 ns, t_{OFF}: 40 ns
- Low power consumption
- TTL/CMOS compatible

BENEFITS

- Reduced power consumption
- Simple logic interface
- High accuracy
- Reduce board space

APPLICATIONS

- Cellular phones
- · Communication systems
- Portable test equipment
- Battery operated systems
- PCM cards

NC

COM

СОМ

A1 Locator

(Source₁)

PDA

MICRO FOOT (6-Bump)

DG3002DB

Top View


Device Marking: 3002

xxx = Date/Lot Traceability Code

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION


IN

GND



TRUTH TABLE					
Logic	NC	NO			
0	ON	OFF			
1	OFF	ON			

* Pb containing terminations are not RoHS compliant, exemptions may apply



Document Number: 72505 S11-0303-Rev. D, 28-Feb-11

Vishay Siliconix



ORDERING INFORMATION					
Temp. Range	Package	Part Number			
		DG3001DB-T1			
	MICRO FOOT: 6/-Bump 3 x 2, 0.5-mm pitch, 165 μm nom. bump height (Eutectic, SnPb)	DG3002DB-T1			
40.00 +- 05.00	(Lutectic, Still b)	DG3003DB-T1			
- 40 °C to 85 °C		DG3001DB-T1-E1			
	MICRO FOOT: 6-Bump 3 x 2, 0.5-mm pitch, 238 µm nom. bump height (Lead (Pb)-free, Sn/Ag/Cu)	DG3002DB-T1-E1			
	236 µm nom. bump neight (Lead (Fb)-nee, Sm/Ag/Ou)	DG3003DB-T1-E1			

ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C, unless otherwise noted)				
Parameter		Limit	Unit	
Reference V+ to GND		- 0.3 to + 6		
IN, COM, NC, NO ^a	- 0.3 to (V+ + 0.3 V)	V		
Continuous Current (NO, NC, COM)	± 250	A		
Peak Current (Pulsed at 1 ms, 10 % duty cycle)		± 400	mA	
Storage Temperature	(D Suffix)	- 65 to 150		
Package Reflow Conditions ^b	VPR (Eutectic)	215	°C	
IR/Convection	(Eutectic)	220		
In/Convection	(Lead (Pb)-free)	250		
Power Dissipation (Packages) ^c	6-Bump, 2 x 3 MICRO FOOT ^d	250	mW	

Notes:

- a. Signals on NC, NO, or COM or IN exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. Refer to IPC/JEDEC (J-STD-020A)
- c. All bumps soldered to PC board.
- d. Derate 3.1 mW/°C above 70 °C.



Vishay Siliconix

SPECIFICATIONS (V+	= 3 V)			,			1
		Test Conditions Otherwise Unless Specified		Limits - 40 °C to 85 °C			
Parameter	Symbol	$V+ = 3 V$, $\pm 10 \%$, $V_{IN} = 0.4 V$ or $2 V^e$	Temp.a	Min.b	Typ. ^c	Max.b	Unit
Analog Switch							
Analog Signal Range ^d	V_{NO}, V_{NC}, V_{COM}		Full	0		V+	٧
On-Resistance ^d	R _{ON}	$V+ = 2.7 \text{ V}, V_{COM} = 1.5 \text{ V}$ $I_{NO}, I_{NC} = 10 \text{ mA}$	Room Full		0.4	0.7 0.8	
R _{ON} Flatness ^d	R _{ON} Flatness	V+ = 2.7 V, V _{COM} = 0 to V+	Room		0.1	0.2	Ω
R _{ON} Match ^d	ΔR_{ON}	I_{NO} , $I_{NC} = 10 \text{ mA}$	Room		0.01	0.05	
Switch Off Leakage Current ^f	I _{NO(off)} I _{NC(off)}	V+ = 3.3 V,	Room Full	- 1 - 10		1 10	
Switch Off Leakage Current	I _{COM(off)}	V_{NO} , $V_{NC} = 0.3 \text{ V/3 V}$, $V_{COM} = 3 \text{ V/0.3 V}$	Room Full	- 1 - 10		1 10	nA
Channel-On Leakage Current ^f	I _{COM(on)}	$V + = 3.3 \text{ V}, V_{NO}, V_{NC} = V_{COM} = 0.3 \text{ V/3 V}$ Room Full		- 1 - 10		1 10	
Digital Control			ı	•			
Input High Voltage	V _{INH}		Full	2			V
Input Low Voltage	V_{INL}		Full			0.4	
Input Capacitance ^d	C _{in}		Full		5		pF
Input Current ^d	I _{INL} or I _{INH}	$V_{IN} = 0$ or $V+$	Full	- 1		1	μΑ
Dynamic Characteristics							
Turn-On Time ^d	t _{ON}	V_{NO} or V_{NC} = 2 V, R_L = 300 Ω , C_L = 35 pF	Room Full		47	71	
Turn-Off Time ^d	t _{OFF}	figure 1 and 2	Room Full		40	59	ns
Break-Before-Make Time ^d	t _d		Room	1	6		
Charge Injection ^d	Q _{INJ}	$C_L = 1$ nF, $V_{GEN} = 0$ V, $R_{GEN} = 0$ Ω , figure 3	Room		64		рC
Off-Isolation ^d	OIRR	$R_1 = 50 \Omega$, $C_1 = 5 pF$, $f = 100 kHz$	Room		- 70		dB
Crosstalk ^d	X _{TALK}		Room		- 70		40
N _O , N _C Off Capacitance ^d	C _{NO(off)} C _{NC(off)}	V _{IN} = 0 or V+, f = 1 MHz	Room		100		pF
Channel-On Capacitance ^d	C _{ON}		Room		340		
Power Supply							
Positive Supply Range	V+			2.7		3.3	V
Negative Supply Current	I+	$V_{IN} = 0 \text{ or } V+$		_	0.1	1	μΑ


- a. Room = 25 °C, full = as determined by the operating suffix.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- c. Typical values are for design aid only, not guaranteed nor subject to production testing.
- d. Guarantee by design, nor subjected to production test.
- e. V_{IN} = input voltage to perform proper function.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Vishay Siliconix

VISHAY


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




 R_{ON} vs. V_{COM} and Supply Voltage




Supply Current vs. Temperature




Leakage Current vs. Temperature



R_{ON} vs. Analog Voltage and Temperature



Supply Current vs. Input Switching Frequency




Leakage vs. Analog Voltage







TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Switching Time vs. Temperature and Supply Voltage



Switching Threshold vs. Supply Voltage



Insertion Loss, Off-Isolation, Crosstalk vs. Frequency




Charge Injection vs. Analog Voltage

Vishay Siliconix

TEST CIRCUITS





 V_{INH} $t_r < 5 \text{ ns}$ 50 % t_f < 5 ns V_{INL} 0.9 x V_{OUT} t_{ON}

$$V_{OUT} = V_{COM} \left(\frac{R_L}{R_L + R_{ON}} \right)$$

Logic "1" = Switch On Logic input waveforms inverted for switches that have the opposite logic sense.

Figure 1. Switching Time






Figure 2. Break-Before-Make Interval





IN depends on switch configuration: input polarity determined by sense of switch.

Figure 3. Charge Injection






Figure 4. Off-Isolation





Figure 5. Channel Off/On Capacitance

Vishay Siliconix


PACKAGE OUTLINE


MICRO FOOT: 6-BUMP (3 x 2, 0.5 mm PITCH, 165 µm BUMP HEIGHT)




6 x Ø 0.150 ~ 0.229 Solder Mask Ø ~ Pad Dia. + 0.1

Recommended Land Pattern





Top Side (Die Back)



Notes (Unless Otherwise Specified):

- a. Bump is Eutectic 63/57 Sn/Pb or Lead (Pb)-free Sn/Ag/Cu.
- b. Non-solder mask defined copper landing pad.
- c. Laser Mark on silicon die back; no coating. Shown is not actual marking; sample only.

EUTECTIC (Sn/Pb)					
	Millim	eters ^a	Inc	hes	
Dim.	Min.	Max.	Min.	Max.	
Α	0.610	0.685	0.0240	0.0270	
A ₁	0.140	0.190	0.0055	0.0075	
A ₂	0.470	0.495	0.0185	0.0195	
b	0.180	0.250	0.0071	0.0098	
D	1.490	1.515	0.0587	0.0596	
E	0.990	1.015	0.0390	0.0400	
е	0.5 BASIC 0.0197 BASIC		BASIC		
S	0.245	0.258	0.0096	0.0101	

A2 0.470 0.495 0.0185 0.0195 b 0.180 0.250 0.0071 0.0098 D 1.490 1.515 0.0587 0.0596 E 0.990 1.015 0.0390 0.0400 e 0.5 BASIC 0.0197 BASIC S 0.245 0.258 0.0096 0.0101	A ₁	0.140	0.190	0.0055	0.0075
D 1.490 1.515 0.0587 0.0596 E 0.990 1.015 0.0390 0.0400 e 0.5 BASIC 0.0197 BASIC	A ₂	0.470	0.495	0.0185	0.0195
E 0.990 1.015 0.0390 0.0400 e 0.5 BASIC 0.0197 BASIC	b	0.180	0.250	0.0071	0.0098
e 0.5 BASIC 0.0197 BASIC	D	1.490	1.515	0.0587	0.0596
	E	0.990	1.015	0.0390	0.0400
S 0.245 0.258 0.0096 0.0101	е	0.5 B	ASIC	0.0197	BASIC
	S	0.245	0.258	0.0096	0.0101

Notes:

a. Use millimeters as the primary measurement.

LEAD (Pb)-FREE (Sn/Ag/Cu)					
	Millim	eters ^a	Incl	hes	
Dim.	Min.	Max.	Min.	Max.	
Α	0.688	0.753	0.0271	0.0296	
A ₁	0.218	0.258	0.0086	0.0102	
A ₂	0.470	0.495	0.0185	0.0195	
b	0.306	0.346	0.0120	0.0136	
D	1.490	1.515	0.0587	0.0596	
E	0.990	1.015	0.0390	0.0400	
е	0.5 BASIC 0.0197 BASIC			BASIC	
S	0.245	0.258	0.0096	0.0102	


Notes:

a. Use millimeters as the primary measurement.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?72505.





MICRO FOOT: 6-BUMP (3 mm x 2 mm, 0.5 mm PITCH, 165 µm BUMP HEIGHT)




6 x Ø 0.150 □ 0.229 Note b Solder Mask Ø ☐ Pad Dia. + 0.1

Recommended Land Pattern





Top Side (Die Back)



LEAD (Pb)-FREE (Sn/Ag/Cu)

MIN.

0.688

0.218

0.470

0.306

1.490

0.990

0.245

DIM.

Α

 A_1 A_2

b

D

Ε

S

Note

MILLIMETERS^a

0.5 BASIC

MAX.

0.753

0.258

0.495

0.346

1.515

1.015

0.258

Notes

(unless otherwise specified)

- a. Bump is Eutectic 63/57 Sn/Pb or lead (Pb)-free Sn/Ag/Cu.
- b. Non-solder mask defined copper landing pad.
- c. Laser mark on silicon die back; no coating. Shown is not actual marking; sample only.

EUTECTIC (Sn/Pb)						
DIM.	MILLIM	ETERS ^a	INC	HES		
DIIVI.	MIN.	MAX.	MIN.	MAX.		
Α	0.610	0.685	0.0240	0.0270		
A ₁	0.140	0.190	0.0055	0.0075		
A ₂	0.470	0.495	0.0185	0.0195		
b	0.180	0.250	0.0071	0.0098		
D	1.490	1.515	0.0587	0.0596		
Е	0.990	1.015	0.0390	0.0400		
е	0.5 BASIC		0.0197	BASIC		
S	0.245	0.258	0.0096	0.0101		

N	ote
1.4	ote

a. Use millimeters as the primary measurement.

a.	Use millimeters	as the	primary	meas

ECN: S11-1065-Rev. A, 13-Jun-1	1
D/N/C+ 6003	

Document Number: 63270 Revision: 13-Jun-11

www.vishay.com

INCHES

0.0197 BASIC

MAX.

0.0296

0.0102

0.0195

0.0136

0.0596

0.0400

0.0101

MIN.

0.0271

0.0086

0.0185

0.0120

0.0587

0.0390

0.0096





PCB Design and Assembly Guidelines For MICRO FOOT® Products

Johnson Zhao

INTRODUCTION

Vishay Siliconix's MICRO FOOT product family is based on a wafer-level chip-scale packaging (WL-CSP) technology that implements a solder bump process to eliminate the need for an outer package to encase the silicon die. MICRO FOOT products include power MOSFETs, analog switches, and power ICs.

For battery powered compact devices, this new packaging technology reduces board space requirements, improves thermal performance, and mitigates the parasitic effect typical of leaded packaged products. For example, the 6-bump MICRO FOOT Si8902EDB common drain power MOSFET, which measures just 1.6 mm x 2.4 mm, achieves the same performance as TSSOP-8 devices in a footprint that is 80% smaller and with a 50% lower height profile (Figure 1). A MICRO FOOT analog switch, the 6-bump DG3000DB, offers low charge injection and 1.4 W on-resistance in a footprint measuring just 1.08 mm x 1.58 mm (Figure 2).

Vishay Siliconix MICRO FOOT products can be handled with the same process techniques used for high-volume assembly of packaged surface-mount devices. With proper attention to PCB and stencil design, the device will achieve reliable performance without underfill. The advantage of the device's small footprint and short thermal path make it an ideal option for space-constrained applications in portable devices such as battery packs, PDAs, cellular phones, and notebook computers.

This application note discusses the mechanical design and reliability of MICRO FOOT, and then provides guidelines for board layout, the assembly process, and the PCB rework process.




FIGURE 1. 3D View of MICRO FOOT Products Si8902DB and Si8900EDB




FIGURE 2. Outline of MICRO FOOT CSP & Analog Switch DG3000DB



TABLE 1 Main Parameters of Solder Bumps in MICRO FOOT Designs						
MICRO FOOT CSP	MICRO FOOT CSP Bump Material Bump Pitch* Bump Diameter* Bump Height*					
MICRO FOOT CSP MOSFET	5 0.11	0.8	0.37-0.41	0.26-0.29		
MICRO FOOT CSP Analog Switch	Eutectic Solder: 63Sm/37Pb	0.5	0.18-0.25	0.14-0.19		
MICRO FOOT UCSP Analog Switch		0.5	0.32-0.34	0.21-0.24		


^{*} All measurements in millimeters

MICRO FOOT'S DESIGN AND RELIABILITY

As a mechanical, electrical, and thermal connection between the device and PCB, the solder bumps of MICRO FOOT products are mounted on the top active surface of the die. Table 1 shows the main parameters for solder bumps used in MICRO FOOT products. A silicon nitride passivation layer is applied to the active area as the last masking process in fabrication, ensuring that the device passes the pressure pot test. A green laser is used to mark the backside of the die without damaging it. Reliability results for MICRO FOOT products mounted on a FR-4 board without underfill are shown in Table 2.

TABLE 2 MICRO FOOT Reliability Results		
Test Condition C: -65° to 150°C	>500 Cycles	
Test condition B: −40° to 125°C	>1000 Cycles	
121°C @ 15PSI 100% Humidity Test	96 Hours	

The main failure mechanism associated with wafer-level chip-scale packaging is fatigue of the solder joint. The results shown in Table 2 demonstrate that a high level of reliability can be achieved with proper board design and assembly techniques.



BOARD LAYOUT GUIDELINES

Board materials. Vishay Siliconix MICRO FOOT products are designed to be reliable on most board types, including organic boards such as FR-4 or polyamide boards. The package qualification information is based on the test on 0.5-oz. FR-4 and polyamide boards with NSMD pad design.

Land patterns. Two types of land patterns are used for surface-mount packages. Solder mask defined (SMD) pads have a solder mask opening smaller than the metal pad (Figure 3), whereas on-solder mask defined (NSMD) pads have a metal pad smaller than the solder-mask opening (Figure 4).

NSMD is recommended for copper etch processes, since it provides a higher level of control compared to SMD etch processes. A small-size NSMD pad definition provides more area (both lateral and vertical) for soldering and more room for escape routing on the PCB. By contrast, SMD pad definition introduces a stress -concentration point near the solder mask on the PCB side that may result in solder joint cracking under extreme fatigue conditions.

Copper pads should be finished with an organic solderability preservative (OSP) coating. For electroplated nickel-immersion gold finish pads, the gold thickness must be less than 0.5 μ m to avoid solder joint embrittlement.




FIGURE 4. NSMD

www.vishay.com Document Number: 71990



Board pad design. The landing-pad size for MICRO FOOT products is determined by the bump pitch as shown in Table 3. The pad pattern is circular to ensure a symmetric, barrel-shaped solder bump.

TABLE 3 Dimensions of Copper Pad and Solder Mask Opening in PCB and Stencil Aperture			
Pitch	Copper Pad	Solder Mask Opening	Stencil Aperture
0.80 mm	0.30 ± 0.01 mm	0.41 ± 0.01 mm	0.33 ± 0.01 mm in ciircle aperture
0.50 mm	0.17 ± 0.01 mm	0.27 ± 0.01 mm	0.30 ± 0.01 mm in square aperture

ASSEMBLY PROCESS

MICRO FOOT products' surface-mount-assembly operations include solder paste printing, component placement, and solder reflow as shown in the process flow chart (Figure 5).



FIGURE 5. SMT Assembly Process Flow

Stencil design. Stencil design is the key to ensuring maximum solder paste deposition without compromising the assembly yield from solder joint defects (such as bridging and extraneous solder spheres). The stencil aperture is dependent on the copper pad size, the solder mask opening, and the quantity of solder paste.

In MICRO FOOT products, the stencil is 0.125-mm (5-mils) thick. The recommended apertures are shown in Table 3 and are fabricated by laser cut.

Solder-paste printing. The solder-paste printing process involves transferring solder paste through pre-defined apertures via application of pressure.

In MICRO FOOT products, the solder paste used is UP78 No-clean eutectic 63 Sn/37Pb type3 or finer solder paste.

Chip pick-and-placement. MICRO FOOT products can be picked and placed with standard pick-and-place equipment. The recommended pick-and-place force is 150 g. Though the part will self-center during solder reflow, the maximum placement offset is 0.02 mm.

Reflow Process. MICRO FOOT products can be assembled using standard SMT reflow processes. Similar to any other package, the thermal profile at specific board locations must be determined. Nitrogen purge is recommended during reflow operation. Figure 6 shows a typical reflow profile.




FIGURE 6. Reflow Profile

PCB REWORK

To replace MICRO FOOT products on PCB, the rework procedure is much like the rework process for a standard BGA or CSP, as long as the rework process duplicates the original reflow profile. The key steps are as follows:

- Remove the MICRO FOOT device using a convection nozzle to create localized heating similar to the original reflow profile. Preheat from the bottom.
- Once the nozzle temperature is +190°C, use tweezers to remove the part to be replaced.
- Resurface the pads using a temperature-controlled soldering iron.
- Apply gel flux to the pad.
- Use a vacuum needle pick-up tip to pick up the replacement part, and use a placement jig to placed it accurately.
- Reflow the part using the same convection nozzle, and preheat from the bottom, matching the original reflow profile.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000