
Preliminary Subject to Change without Notice February 9, 2004

A8423

LIN Bus Transceiver with Integrated Voltage Regulator



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, VSUP Continuous......30 V

Supply Voltage, VSUP Transient (500 ms)40 V
LIN Bus Voltage, LIN18 to +40 V
Wake Pin18 to +40 V
Logic Pins: RX, TX, EN0.3 V to 7 V
Package Power Dissipation, P _D see chart, page 6
Operating Temperature Range
Ambient Temperature, T _A 40°C to +125°C
Junction Temperature, T _J 55°C to +150°C
Storage Temperature, T _S 55°C to +150°C

The A8423 provides the physical interface requirements of the LIN (Local Interconnect Network) serial communications bus plus an integrated voltage regulator that is permanently enabled. These allow the development of simple, inexpensive slave nodes in a LIN-Bus system.

The LIN transceiver is compatible with LIN-Bus systems that conform to the LIN Protocol Specification, Revision 1.2. It provides all the necessary interface and timing control to convert signals to and from the bidirectional LIN Bus to individual transmit and receive signals at logic-compatible levels.

The A8423 provides regulated 5V output with a current limit in excess of 50 mA. This is sufficient to power a microcontroller handling the LIN slave node protocol.

The A8423 is supplied in 8-lead plastic SOIC (part number suffix *L*).

FEATURES

- Compatible with LIN Bus, Revision 1.2 systems
- Data rate up to 20 kbaud
- Normal operation from 7 to 30 V
- Handles 40 V transients during load dump
- Handles automotive transients per ISO 7637
- Unpowered node does not disturb the network
- 4 kV (hbm) ESD protection on LIN and WAKE pins
- Low quiescent current regulator for slave microcontroller supply
- Interface to slave microcontroller
- 8-pin small outline surface mount package

APPLICATIONS

Automotive, industrial, and consumer LIN-Bus systems

Use the following complete part number when ordering:

Part Number	t Number Package Description	
A8423KL	8-lead, SOIC	Continuous voltage regulator



ELECTRICAL CHARACTERISTICS at $T_J = -40^{\circ}\text{C}$ to 150°C, $V_{SUP} = 7 \text{ V}$ to 18 V (unless otherwise noted)

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units			
VSUP Power Supply									
Operating Voltage Range	V_{SUP}	Continuous	7	_	30	V			
	V_{SUP}	Transient; 500 ms	_	_	40	V			
Supply Current		LIN output recessive (High); V _{WAKE} = 0	_	8.0	1	mA			
Supply Current	I _{SUP}	LIN output dominant (Low); V _{WAKE} =0	-	1.5	2	mA			
Supply Standby Current	I _{STBY}	V _{WAKE} =0, LIN=N.C.	-	0.8	1	mA			
		LIN = Dominant (Low), Wake = N.C.	-	1.5	2	mA			
Supply Sleep Current	I _{SLEEP}	IREG < 20 μA	-	80	100	μA			
Undervoltage Threshold	VSUP _{UV}		4.8	5.0	5.2	V			
TX and EN Input			<u>'</u>						
Low Level Input Voltage	V_{IL}		_	_	0.8	V			
High Level Input Voltage	V_{IH}		2	_	_	V			
Input Hysteresis	V_{IHYS}		_	300	_	mV			
Pull-Down Resistor	R_{PD}	EN pin	60	100	200	kΩ			
Pull-Up Resistor	R_{PU}	TX pin	60	100	200	kΩ			
RX Output			•						
Low Level Output Current	I _{OL}	V _{RX} =0.4 V	1.5	_	_	mA			
High Level Leakage Current	I _{OH}	V _{RX} =5 V	-	_	5	μΑ			
Wake Input			,		•				
Low Level Input Voltage	V_{IL}		_	_	V _{SUP} -5	V			
High Level Input Voltage	V _{IH}		V _{SUP} -1	_	_	V			
Pull-up Current	I _{IL}	V _{WAKE} =0 V	_	40	_	μΑ			
High Level Leakage Current	I _{IH}	V _{WAKE} =V _{SUP} =30 V	_	_	5	μΑ			
VREG Regulated 5V Supply			1	1	'	'			
Output Voltage	V_{REG}	I _{OUT} = 0 to 50 mA	4.5	5.0	5.5	V			
Output Current Limit	IREG _{LIM}	V _{REG} = 0 V	_	_	180	mA			
External Decoupling Cap		V _{REG} to GND	1	_	_	μF			
Line Regulation		I _{OUT} = 30 mA	_	_	100	mV			
Load Regulation		V _{SUP} = 13.5 V; I _{OUT} = 1 to 30 mA	_	_	100	mV			
LIN Interface									
Output Short Circuit Current	I _{osc}		60	85	110	mA			
Output Voltage – Recessive	V_{OR}	V _{TX} =5 V; I _{LIN} =0 mA	0.9 V _{SUP}	_	_	V			
Output Voltage – Dominant	V_{OD}	V _{TX} =0 V; I _{LIN} =40 mA	_	1	1.2	V			
High Level Leakage Current	I _{IH}	V _{LIN} =V _{SUP}	_	_	10	μΑ			
Termination Resistance	R _{SLAVE}		20	30	47	kΩ			
Input Threshold – Dominant	V_{THDOM}	V _{LIN} – Recessive to Dominant	0.4 V _{SUP}	_	_	V			
Input Threshold – Recessive	V_{THREC}	V _{LIN} – Dominant to Recessive	-	-	0.6 V _{SUP}	V			
Input Threshold Hysteresis	VLIN _{HYS}		0.05 V _{SUP}	0.1 V _{SUP}	0.175 V _{SUP}	V			



DYNAMIC CHARACTERISTICS at $T_J = -40^{\circ}\text{C}$ to 150°C, $V_{SUP} = 7 \text{ V}$ to 18 V (unless otherwise noted)

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units	
LIN Falling Edge Slew Rate ¹	S _{HL}	80% to 20%	1	2	3	V/µs	
LIN Rising Edge Slew Rate ¹	S _{LH}	20% to 80% into >1 kΩ and <5 nF	1	2	3	V/µs	
LIN KISING Edge Siew Kate		20% to 80% into >1 kΩ and <10 nF	_	1	_	V/µs	
LIN Rise Fall Symmetry	t _{SYM}	20% to 80% into >1 kΩ and <5 nF	-2	-	2	μs	
TX Propagation Delay H→L	t _{TXL}	TX H→L; LIN crossing 95%	_	1.5	4	μs	
TX Propagation Delay L→H	t _{TXH}	TX L→H; LIN crossing 5%	_	1.5	4	μs	
TX Propagation Delay Matching			_	_	2	μs	
RX Propagation Delay H→L	t _{RXL}	LIN crossing 40%; RX crossing 50%	_	3	6	μs	
RX Propagation Delay L→H	t _{RXH}	LIN crossing 60%; RX crossing 50%	_	3	6	μs	
RX Propagation Delay Matching			_	-	2	μs	
Glitch Rejection	t _{GLR}	+ve and -ve pulse rejection on LIN (to RX)	_	1.8	_	μs	
Wake-up Delay (LIN or WAKE)	t _{WL}	Wake-up to INH	_	50	_	μs	
Thermal Shutdown							
Shutdown Temperature	T _{SD}		-	165	-	°C	
Thermal Shutdown Hysteresis	T _{HYS}		_	20	_	°C	

¹Slew rate is controlled during both transitions and will not exceed specified limits at any point between test limits.




Figure 1. Propagation timing definition




Figure 2. Slew rate definition

A8423

LIN Bus Transceiver with Integrated Voltage Regulator

Functional Description

Power Supply. The device power supply, 13.5 V nominal for automotive applications, is connected to the battery through an external diode, in order to protect against reversal of battery polarity. To comply with the LIN Bus protocol, there must be no more than a 1 V drop between the battery potential and the supply pin. The A8423 operates continuously up to 30 V, and withstands 40 V during a 500 ms load dump. If the supply drops below the undervoltage limit, this condition is detected and the A8423 disables the transmission path and the 5 V regulator, while maintaining a high-impedance state on the LIN terminal.

The A8423 does not disturb the LIN Bus in the case of ground disconnection at the module level. In addition, full functionality is maintained with a ground shift of up to 8 V, provided that the difference between GND and VSUP is greater than the undervoltage threshold.

LIN Bus Interface. The A8423 integrates all components required to drive and monitor the single-wire LIN Bus as a slave node. An external resistor, diode, and capacitor are normally required for the A8423 to function as a master node. The LIN pin can withstand voltages from +40 V to -18 V with respect to the GND pin without adversly affecting LIN Bus communications between other devices. When the A8423 is in Sleep mode or Standby mode, the LIN pin is in the recessive state.

When the A8420/A8421 is the active interface on the LIN Bus, it controls the rise and fall slew rates of the voltage




Figure 3. Operating state. Active is true (T) if WAKE is low (L) or if LIN is low (L). Otherwise, Active is false (F). The UVLO feature overrides.

level on the LIN pin, such that the rising or falling slew rate does not exceed the specified limits at any point between the 20% and 80% levels.

If, while in Sleep mode, the A8423 detects the LIN Bus transitioning into the dominant state, a wake-up signal is generated. This transitions the device from Sleep mode into Standby mode.

The data to be transmitted is input to the TX pin and converted to LIN Bus signals. A logic high on this pin produces a recessive bus (high) state while a logic low produces a dominant bus (low) state. The TX input has an internal pull-up resistor to ensure a recessive state if the pin is not connected or becomes disconnected.

The state of the LIN Bus is determined by the receiver and output as a logic level on the RX pin. This pin is open drain. In Normal mode, RX is active (pull-down) when the LIN Bus is in the dominant (low) state, and RX is inactive (high-Z) when the LIN Bus is in the recessive (high) state. In Sleep mode RX is not active (high-Z). When in Standby mode, RX asserts an active low and can be used to indicate to the controlling device that either the wake signal has gone low or that a dominant sate is present on the LIN Bus, indicating that the bus has become active.

Operating Mode. The A8423 has three modes of operation: Normal, Standby, and Sleep. The enable input, EN, determines whether Normal mode is maintained (EN high)

Logic Functions

		Inputs		State	Outputs			
TX	EN	WAKE	LIN	State	RX	LIN	INH	VREG
1	1	*	Н	Norm	Z	Rec(Z)	V_{SUP}	5V
1	1	*	L	Norm	L	Rec(Z)	V_{SUP}	5V
0	1	*	*	Norm	L	Dom(L)	V_{SUP}	5V
*	0	L1	*	Standby	L	Rec(Z)	V_{SUP}	5V
*	0	*	L1	Standby	L	Rec(Z)	V_{SUP}	5V
*	0	H ¹	H ¹	Sleep	Z	Rec(Z)	Z	Z
*	1	*	*	UVLO	Z	Rec(Z)	Z	Off
*	1	*	Н	TSD	Z	Rec(Z)	V_{SUP}	5V
*	1	*	L	TSD	L	Rec(Z)	V_{SUP}	5V

¹Sleep mode is entered only when LIN is high, WAKE is high, and EN goes to 0. The A8420/A8421 remains in Standby mode when WAKE or LIN is low.



²Z = High Impedance, * = Don't Care.

A8423

LIN Bus Transceiver with Integrated Voltage Regulator

or one of the two inactive modes, Standby or Sleep, are entered (EN low). If no other wake-up signals are active, EN low sets the A8423 into low-current Sleep mode. From Sleep mode the A8423 can be put directly into Normal mode by taking EN high. Alternatively, it can be taken into Standby mode by pulling the WAKE input to ground or by a dominant state on the LIN Bus.

In Sleep mode, the supply current is at its minimum level, and the LIN and RX pins are high impedance. In this mode, the linear regulator is still active. When the power is first applied, the A8423 enters Sleep mode directly.

From Sleep mode, the A8423 may be taken through the Standby mode, in which the RX output goes low to wake up the protocol control device attached to the TX, RX, and EN pins. Once the controller is active, it may then bring the A8423 into Normal mode by taking EN high. If there is no need to wake the controller prior to enabling the A8423, then simply asserting EN high moves the A8423 directly from Sleep mode to Normal mode.

The EN input has an internal pull-down resistor to ensure a known safe state when the protocol controller is powered off.

The WAKE signal is a high-voltage input, which is designed to allow a node on a sleeping bus to be awaken by a local event. Sleep mode may be entered when WAKE is connected directly to the battery or other similar voltage, such as VSUP. To disable Sleep mode and allow the A8423 to enter Standby mode, the WAKE input should be switched to ground.

The A8423 incorporates two protection functions. If the die temperature becomes excessive, a thermal shutdown feature (TSD) disables the LIN output dominant-state drive. Once the temperature falls below the hysteresis level, the LIN output resumes the state defined by the TX input. During TSD, the output on VREG is maintained.

If the supply voltage drops below the UVLO threshold, all outputs are disabled. When the supply voltage rises above the UVLO threshold, the A8423 is reset into the Sleep mode. From that state, it follows the logic shown in figure 1. That is, if Active is true (T), the A8423 immediately goes to Standby mode. If EN is high, it goes directly to the normal mode.


Linear Regulator. The A8423 provides a linear regulator output with specified line and load regulation up to 30 mA at 5 V. The regulator output is current-limited, at typically 100 mA. Care must be taken, however, when operating above 30 mA, due to power dissipation. This is especially important under fault conditions, such as load dump. This output is active all modes, allowing a low-power microcontroller to continuously monitor sensor signals.

Power Dissipation. Most power will normally be dissipated in the linear regulator. Because the output of the regulator is fixed at 5 V, but the input supply can vary between 7 V and 18 V, care must be taken when setting the maximum current. This is particularly important if the ability of the A8423 to withstand a 40 V load dump is to be used.


The figures in the charts on the following page show the allowable power dissipation and estimated maximum current for various ambient temperatures and supply voltages. The data were taken using a standard FR4 board with minimal copper (R $_{\theta JA}$ =140°C/W), and using a "High K" dielectric board with copper ground plane and thermal vias (R $_{\theta JA}$ =80°C/W).




Allowable Package Power Dissipation, PD



Available Current "High K" R_{0JA}=80°C/W




Available Current FR4 R_{0.IA} = 140°C/W



Terminal List Table

Name	Description	Number
RX	Receive open drain logic output	1
EN	Enable; logic input with internal pull-down	2
WAKE	High-voltage input controlling modes: active (Standby and Normal) and inactive (Sleep); with pull-up to VSUP	3
TX	Transmit logic input with internal pull-up	4
GND	Ground; connected to battery negative terminal	5
LIN	LIN bus connection	6
VSUP	Positive supply, 12 V nominal; external diode fitted between the battery and this pin	7
VREG	Output providing regulated 5 V at 30 mA	8

A8420L and A8421L 8-Pin SOIC



The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copyright©2004 AllegroMicrosystems, Inc.

