



F²MC-8FX 8-bit Microcontroller

MB95220H are a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of these series contain a variety of peripheral resources.

Features

F²MC-8FX CPU core

Instruction set optimized for controllers

- Multiplication and division instructions
- 16-bit arithmetic operations
- Bit test branch instructions
- Bit manipulation instructions, etc.

Clock

- Selectable main clock source
 - □ External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz)
 - □ Main internal CR clock (1/8/10 MHz ±3%, maximum machine clock frequency: 10 MHz)
- Selectable subclock source
 - ☐ External clock (32.768 kHz)
 - □ Sub-internal CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 200 kHz)

Timer

- 8/16-bit composite timer
- Timebase timer
- Watch prescaler

LIN-UART (MB95F222H/F222K/F223H/F223K)

- Full duplex double buffer
- Capable of clock-synchronized serial data transfer and clock-asynchronized serial data transfer

External interrupt

- Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
- Can be used to wake up the device from different low power consumption (standby) modes

8/10-bit A/D converter

■ 8-bit or 10-bit resolution can be selected.

Low power consumption (standby) modes

- Stop mode
- Sleep mode
- Watch mode
- Timebase timer mode

I/O port (Max: 13) (MB95F222K/F223K)

■ General-purpose I/O ports (Max): CMOS I/O: 11, N-ch open drain: 2

I/O port (Max: 12) (MB95F222H/F223H)

■ General-purpose I/O ports (Max): CMOS I/O: 11, N-ch open drain: 1

On-chip debug

- 1-wire serial control
- Serial writing supported (asynchronous mode)

Hardware/software watchdog timer

■ Built-in hardware watchdog timer

Low-voltage detection reset circuit

■ Built-in low-voltage detector

Clock supervisor counter

■ Built-in clock supervisor counter function

Programmable port input voltage level

■ CMOS input level / hysteresis input level

Flash memory security function

■ Protects the contents of flash memory

Cypress Semiconductor CorporationDocument Number: 002-07513 Rev. *B

198 Champion Court

San Jose, CA 95134-1709

408-943-2600



Contents

Product Line-up	3
Packages and Corresponding Products	5
Differences Among Products and Notes	
on Product Selection	5
Pin Assignment	6
Pin Description (MB95220H Series)	7
I/O Circuit Type	9
Notes on Device Handling	11
Pin Connection	
Block Diagram (MB95220H Series)	13
CPU Core	
I/O Map (MB95220H Series)	
Interrupt Source Table (MB95220H Series)	

Electrical Characteristics	∠∪
Absolute Maximum Ratings	20
Recommended Operating Conditions	22
DC Characteristics	23
AC Characteristics	26
A/D Converter	42
Flash Memory Program/Erase Characteristics	46
Sample Electrical Characteristics	47
Mask Options	53
Ordering Information	53
Package Dimensions	54
Main Changes	56
Document History	57



1. Product Line-up

Part number								
	MB95F223H	MB95F222H	MB95F223K	MB95F222K				
Parameter								
Туре	Flash memory product							
Clock supervisor counter	It supervises the main clock	coscillation.						
ROM capacity	8 KB	4 KB	8 KB	4 KB				
RAM capacity	496 B	240 B	496 B	240 B				
Low-voltage detection reset	N	lo	Ye	es				
Reset input	Dedic	cated	Selected b	y software				
CPU functions	Number of basic instruction: Instruction bit length Instruction length Data bit length Minimum instruction executi Interrupt processing time	: 8 bits : 1 to 3 bytes : 1, 8, and 16 ion time : 61.5 ns (with	bits machine clock = 16.25 MHz machine clock = 16.25 MHz)					
General-purpose I/O	I/O ports (Max): 12 CMOS: 11, N-ch: 1		I/O ports (Max): 13 CMOS: 11, N-ch: 2					
Timebase timer	Interrupt cycle: 0.256 ms -	8.3 s (when external clock =	4 MHz)					
Hardware/software watchdog timer	Reset generation cycle Main oscillation clock at 10 The sub-CR clock can be us		ne hardware watchdog timer.					
Wild register	It can be used to replace the	ree bytes of data.						
LIN-UART	It has a full duplex double b Clock-synchronized serial d	uffer.	by a dedicated reload timer. chronized serial data transferslave.					
8/10-bit A/D	5 ch.							
converter	8-bit or 10-bit resolution car	n be selected.						
8/16-bit composite timer	1 ch. The timer can be configured as an "8-bit timer x 2 channels" or a "16-bit timer x 1 channel". It has built-in timer function, PWC function, PWM function and input capture function. Count clock: it can be selected from internal clocks (seven types) and external clocks. It can output square wave.							
External	6 ch.							
interrunt	Interrupt by edge detection (The riging edge, falling edge, or both edges can be selected)							
On-chip debug	1-wire serial control It supports serial writing. (asynchronous mode)							



Part number	MB95F223H	MB95F222H	MB95F223K	MB95F222K			
Parameter Watch prescaler	Eight different time intervals	can be selected.					
Flash memory	It supports automatic programming, Embedded Algorithm, write/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Number of write/erase cycles: 100000 Data retention time: 20 years For write/erase, external Vpp(+10 V) input is required. Flash security feature for protecting the contents of the flash						
Standby mode	Sleep mode, stop mode, watch mode, timebase timer mode						
Package	DIP-16P-M06 FPT-16P-M06						



2. Packages and Corresponding Products

Part number Package	MB95F223H	MB95F222H	MB95F223K	MB95F222K
DIP-16P-M06	0	0	0	0
FPT-16P-M06	0	0	0	0

O: Available

3. Differences Among Products and Notes on Product Selection

Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/program.

For details of current consumption, see "13. Electrical Characteristics".

Package

For details of information on each package, see " 2. Packages and Corresponding Products" and "17. Package Dimensions".

Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not.

For details of the operating voltage, see "13. Electrical Characteristics".


On-chip debug function

The on-chip debug function requires that V_{CC} , V_{SS} and 1 serial-wire be connected to an evaluation tool. In addition, if the flash memory data has to be updated, the RST/PF2 pin must also be connected to the same evaluation tool.

Document Number: 002-07513 Rev. *B Page 5 of 58



4. Pin Assignment





5. Pin Description (MB95220H Series)

Pin no.	Pin name	I/O circuit type*	Function
1	PF0	Р	General-purpose I/O port
1	X0	В	Main clock input oscillation pin
2	PF1	D	General-purpose I/O port
	X1	В	Main clock I/O oscillation pin
3	V _{SS}	_	Power supply pin (GND)
4	PG2	С	General-purpose I/O port
4	X1A	C	Subclock I/O oscillation pin
5	PG1	С	General-purpose I/O port
5	X0A	C	Subclock input oscillation pin
6	V _{CC}	_	Power supply pin
	PF2		General-purpose I/O port
7	RST	Α	Reset pin This pin is a dedicated reset pin in MB95F222H/F223H.
8	С	_	Capacitor connection pin
	P02		General-purpose I/O port
9	INT02	Е	External interrupt input pin
9	AN02		A/D converter analog input pin
	SCK		LIN-UART clock I/O pin
10	P01	E	General-purpose I/O port
10	AN01		A/D converter analog input pin
	P03		General-purpose I/O port
11	INT03	E	External interrupt input pin
'' [AN03		A/D converter analog input pin
	SOT		LIN-UART data output pin
	P04		General-purpose I/O port
	INT04		External interrupt input pin
12	AN04	F	A/D converter analog input pin
12	SIN	Г	LIN-UART data input pin
[HCLK1		External clock input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin




Pin no.	Pin name	I/O circuit type*	Function	
	P05		General-purpose I/O port High-current port	
	INT05	Ī _	External interrupt input pin	
13	AN05	E	A/D converter analog input pin	
	TO00		8/16-bit composite timer ch. 0 clock input pin	
	HCLK2		External clock input pin	
	P06	_	General-purpose I/O port High-current port	
14	INT06	G	External interrupt input pin	
	TO01		8/16-bit composite timer ch. 0 clock input pin	
15	P07	G	General-purpose I/O port	
15	INT07	G	External interrupt input pin	
	P12		General-purpose I/O port	
16	EC0 H		8/16-bit composite timer ch. 0 clock input pin	
ı	DBG		DBG input pin	


^{*:} For the I/O circuit types, see "6. I/O Circuit Type".



6. I/O Circuit Type









7. Notes on Device Handling

Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating.

In a CMOS IC, if a voltage higher than V_{CC} or a voltage lower than V_{SS} is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in 13.1 Absolute Maximum Ratings of "Electrical Characteristics" is applied to the V_{CC} pin or the V_{SS} pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the V_{CC} power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in V_{CC} ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard V_{CC} value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

8. Pin Connection

Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least $2 \text{ k}\Omega$. Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the V_{CC} pin and the V_{SS} pin to the power supply and ground outside the device. In addition, connect the current supply source to the V_{CC} pin and the V_{SS} pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μF as a bypass capacitor between the V_{CC} pin and the V_{SS} pin at a location close to this device.

DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the V_{CC} or V_{SS} pin when designing the layout of the printed circuit board.

The DBG pin should not stay at "L" level after power-on until the reset output is released.

RST pin

Connect the RST pin directly to an external pull-up resistor.


To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the \overline{RST} pin and the V_{CC} or V_{SS} pin when designing the layout of the printed circuit board.

The RST/PF2 pin functions as the reset input/output pin after power-on. In addition, the reset output of the RST/PF2 pin can be enabled by the RSTOE bit of the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit of the SYSC register.




C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V_{CC} pin must have a capacitance larger than C_S . For the connection to a smoothing capacitor C_S , see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and C_S and the distance between C_S and the V_{SS} pin when designing the layout of a printed circuit board.





9. Block Diagram (MB95220H Series)





10. CPU Core

Memory Space

The memory space of the MB95220H Series is 64 KB in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95220H Series are shown below.

Memory Maps MB95F223H/F223K MB95F222H/F222K 0000н 0000н I/O I/O 0080н 0080н Access prohibited Access prohibited 0090н 0090н RAM 240 B RAM 496 B 0100н 0100н Register Register 0180н 0200H Access prohibited 0280н Access prohibited 0F80н 0F80н Extension I/O Extension I/O 1000н 1000н Access prohibited Access prohibited E000_H Flash 8 KB F000_H Flash 4 KB FFFF FFFF_H



11. I/O Map (MB95220H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000 _H	PDR0	Port 0 data register	R/W	00000000 _B
0001 _H	DDR0	Port 0 direction register	R/W	00000000 _B
0002 _H	PDR1	Port 1 data register	R/W	00000000 _B
0003 _H	DDR1	Port 1 direction register	R/W	00000000 _B
0004 _H	_	(Disabled)		_
0005 _H	WATR	Oscillation stabilization wait time setting register	R/W	11111111 _B
0006 _H	_	(Disabled)	_	_
0007 _H	SYCC	System clock control register	R/W	0000X011 _B
0008 _H	STBC	Standby control register	R/W	00000XXX _B
0009 _H	RSRR	Reset source register	R	XXXXXXXX _B
000A _H	TBTC	Timebase timer control register	R/W	00000000 _B
000B _H	WPCR	Watch prescaler control register	R/W	00000000 _B
000C _H	WDTC	Watchdog timer control register	R/W	00000000 _B
000D _H	SYCC2	System clock control register 2	R/W	XX100011 _B
000E _H to 0015 _H	_	(Disabled)	_	_
0016 _H	_	(Disabled)	_	_
0017 _H	_	(Disabled)	_	_
0018 _H to 0027 _H	_	(Disabled)	_	_
0028 _H	PDRF	Port F data register	R/W	00000000 _B
0029 _H	DDRF	Port F direction register	R/W	00000000 _B
002A _H	PDRG	Port G data register	R/W	00000000 _B
002B _H	DDRG	Port G direction register	R/W	00000000 _B
002C _H	PUL0	Port 0 pull-up register	R/W	00000000 _B
002D _H to 0034 _H		(Disabled)	_	_
0035 _H	PULG	Port G pull-up register	R/W	00000000 _B
0036 _H	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	00000000 _B
0037 _H	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	00000000 _B
0038 _H	_	(Disabled)	_	_
0039 _H	_	(Disabled)	_	_
003A _H to 0048 _H	_	(Disabled)	_	_
0049 _H	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	00000000 _B



Address	Register abbreviation	Register name	R/W	Initial value
004A _H	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	00000000 _B
004B _H	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	00000000 _B
004C _H to 004F _H	_	(Disabled)	_	_
0050 _H	SCR	LIN-UART serial control register	R/W	00000000 _B
0051 _H	SMR	LIN-UART serial mode register	R/W	00000000 _B
0052 _H	SSR	LIN-UART serial status register	R/W	00001000 _B
0053 _H	RDR/TDR	LIN-UART receive/transmit data register	R/W	00000000 _B
0054 _H	ESCR	LIN-UART extended status control register	R/W	00000100 _B
0055 _H	ECCR	LIN-UART extended communication control register	R/W	000000XX _B
0056 _H to 006B _H	_	(Disabled)	_	_
006C _H	ADC1	8/10-bit A/D converter control register 1	R/W	00000000 _B
006D _H	ADC2	8/10-bit A/D converter control register 2	R/W	00000000 _B
006E _H	ADDH	8/10-bit A/D converter data register (Upper)	R/W	00000000 _B
006F _H	ADDL	8/10-bit A/D converter data register (Lower)		00000000 _B
0070 _H , 0071 _H	_	(Disabled)	_	_
0072 _H	FSR	Flash memory status register	R/W	000X0000 _B
0073 _H to 0075 _H	_	(Disabled)	_	_
0076 _H	WREN	Wild register address compare enable register	R/W	00000000 _B
0077 _H	WROR	Wild register data test setting register	R/W	00000000 _B
0078 _H	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079 _H	ILR0	Interrupt level setting register 0	R/W	11111111 _B
007A _H	ILR1	Interrupt level setting register 1	R/W	11111111 _B
007B _H	ILR2	Interrupt level setting register 2	R/W	11111111 _B
007C _H	_	(Disabled)	_	_
007D _H	ILR4	Interrupt level setting register 4	R/W	11111111 _B
007E _H	ILR5	Interrupt level setting register 5	R/W	11111111 _B
007F _H	_	(Disabled)		_
0F80 _H	WRARH0	Wild register address setting register (Upper) ch. 0	R/W	00000000 _B



Address	Register abbreviation	Register name	R/W	Initial value
0F81 _H	WRARL0	Wild register address setting register (Lower) ch. 0	R/W	00000000 _B
0F82 _H	WRDR0	Wild register data setting register ch. 0	R/W	00000000 _B
0F83 _H	WRARH1	Wild register address setting register (Upper) ch. 1	R/W	00000000 _B
0F84 _H	WRARL1	Wild register address setting register (Lower) ch. 1	R/W	00000000 _B
0F85 _H	WRDR1	Wild register data setting register ch. 1	R/W	00000000 _B
0F86 _H	WRARH2	Wild register address setting register (Upper) ch. 2	R/W	00000000 _B
0F87 _H	WRARL2	Wild register address setting register (Lower) ch. 2	R/W	00000000 _B
0F88 _H	WRDR2	Wild register data setting register ch. 2	R/W	00000000 _B
0F89 _H to 0F91 _H	_	(Disabled)	_	_
0F92 _H	T01CR0	8/16-bit composite timer 01 status control register 0 ch. 0	R/W	00000000 _B
0F93 _H	T00CR0	8/16-bit composite timer 00 status control register 0 ch. 0	R/W	00000000 _B
0F94 _H	T01DR	8/16-bit composite timer 01 data register ch. 0	R/W	00000000 _B
0F95 _H	T00DR	8/16-bit composite timer 00 data register ch. 0	R/W	00000000 _B
0F96 _H	TMCR0	8/16-bit composite timer 00/01 timer mode control register ch. 0	R/W	00000000 _B
0F97 _H	_	(Disabled)		
0F98 _H	_	(Disabled)		
0F99 _H	_	(Disabled)		1
0F9A _H	_	(Disabled)		_
0F9B _H	_	(Disabled)		
0F9C _H to 0FBB _H	_	(Disabled)	_	_
0FBC _H	BGR1	LIN-UART baud rate generator register 1	R/W	00000000 _B
0FBD _H	BGR0	LIN-UART baud rate generator register 0	R/W	00000000 _B
0FBE _H to 0FC2 _H	_	(Disabled)	_	_
0FC3 _H	AIDRL	A/D input disable register (Lower)	R/W	00000000 _B
0FC4 _H to 0FE3 _H	_	(Disabled)	_	_
0FE4 _H	CRTH	Main CR clock trimming register (Upper)	R/W	1XXXXXXX _B
0FE5 _H	CRTL	Main CR clock trimming register (Lower)	R/W	000XXXXX _B



Address	Register abbreviation	Register name		Initial value
0FE6 _H , 0FE7 _H	_	(Disabled)	_	_
0FE8 _H	SYSC	System configuration register	R/W	11000011 _B
0FE9 _H	CMCR	Clock monitoring control register	R/W	00000000 _B
0FEA _H	CMDR	Clock monitoring data register	R/W	00000000 _B
0FEB _H	WDTH	Watchdog timer selection ID register (Upper)	R/W	XXXXXXXX _B
0FEC _H	WDTL	Watchdog timer selection ID register (Lower)	R/W	XXXXXXXX _B
0FED _H	_	(Disabled)	_	_
0FEE _H	ILSR	Input level select register	R/W	00000000 _B
0FEF _H to 0FFF _H	_	(Disabled)	_	_

R/W access symbols

R/W : Readable / Writable

R : Read only W : Write only

Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an undefined value is returned.



12. Interrupt Source Table (MB95220H Series)

l44	Vector table address		Dit	Priority order of	
request number	Upper	Lower	interrupt level setting register	interrupt sources of the same level (occurring simultaneously)	
IRQ0	FFFA _H	FFFB _H	L00 [1:0]	High	
IRQ1	FFF8 _H	FFF9 _H	L01 [1:0]		
IDO2	FFF6		1.02.14.01	1 ▲	
IRQZ	rrro _H	FFF/H	LU2 [1.0]		
IDO2	EEE4	FFFF	1.02.14.01	1	
IRQ3	FFF4 _H	FFF5H	LU3 [1:0]		
IRQ4	FFF2 _H	FFF3 _H	L04 [1:0]	1	
IRQ5	FFF0 _H	FFF1 _H	L05 [1:0]]	
IRQ6	FFEE _H	FFEF _H	L06 [1:0]	1	
IRQ7	FFEC _H	FFED _H	L07 [1:0]	1	
IRQ8	FFEA _H	FFEB _H	L08 [1:0]	1	
IRQ9	FFE8 _H	FFE9 _H	L09 [1:0]	1	
IRQ10	FFE6 _H	FFE7 _H	L10 [1:0]	1	
IRQ11	FFE4 _H	FFE5 _H	L11 [1:0]	1	
IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]	-	
IRQ13	FFE0 _H	FFE1 _H	L13 [1:0]]	
IRQ14	FFDE _H	FFDF _H	L14 [1:0]	1	
IRQ15	FFDC _H	FFDD _H	L15 [1:0]	1	
IRQ16	FFDA _H	FFDB _H	L16 [1:0]	1	
IRQ17	FFD8 _H	FFD9 _H	L17 [1:0]	1	
IRQ18	FFD6 _H	FFD7 _H	L18 [1:0]	1	
IRQ19	FFD4 _H	FFD5 _H	L19 [1:0]	1	
IRQ20	FFD2 _H	FFD3 _H	L20 [1:0]	1	
IRQ21	FFD0 _H	FFD1 _H	L21 [1:0]	1	
IRQ22	FFCE _H	FFCF _H	L22 [1:0]		
IRQ23	FFCC _H	FFCD _H	L23 [1:0]	Low	
	Number IRQ0 IRQ1 IRQ2 IRQ3 IRQ4 IRQ5 IRQ6 IRQ7 IRQ8 IRQ9 IRQ10 IRQ11 IRQ12 IRQ13 IRQ14 IRQ15 IRQ16 IRQ17 IRQ18 IRQ19 IRQ20 IRQ21 IRQ22 IRQ22	Interrupt request number IRQ0 FFFAH IRQ1 FFF8H IRQ2 FFF6H IRQ2 FFF6H IRQ3 FFF4H IRQ4 FFF2H IRQ5 FFF0H IRQ6 FFEEH IRQ7 FFECH IRQ8 FFEAH IRQ10 FFE6H IRQ11 FFE4H IRQ12 FFE2H IRQ12 FFE2H IRQ13 FFEOH IRQ13 FFEOH IRQ14 FFDEH IRQ15 FFDCH IRQ15 FFDCH IRQ15 FFDCH IRQ16 FFDAH IRQ17 FFD8H IRQ17 FFD8H IRQ19 FFD4H IRQ19 FFD4H IRQ19 FFD4H IRQ20 FFD2H IRQ21 FFD0H IRQ21 FFCEH	Interrupt request number IRQ0 FFFAH FFFBH IRQ1 FFF8H FFF9H IRQ2 FFF6H FFF7H IRQ3 FFF4H FFF5H IRQ4 FFF2H FFF3H IRQ5 FFF0H FFF1H IRQ6 FFEEH FFEDH IRQ8 FFEAH FFEBH IRQ9 FFE8H FFE9H IRQ10 FFE6H FFE7H IRQ11 FFE4H FFE5H IRQ11 FFE4H FFE5H IRQ12 FFE2H FFE3H IRQ13 FFE0H FFE7H IRQ11 FFE4H FFE5H IRQ11 FFE4H FFE5H IRQ12 FFE2H FFE3H IRQ13 FFE0H FFE1H IRQ14 FFDEH FFDFH IRQ15 FFDCH FFDDH IRQ15 FFDCH FFDDH IRQ16 FFDAH FFDBH IRQ17 FFD8H FFD9H IRQ18 FFD6H FFD7H IRQ19 FFD4H FFD5H IRQ19 FFD4H FFD5H IRQ20 FFD2H FFD3H IRQ21 FFD0H FFD1H IRQ21 FFD0H FFD1H IRQ21 FFD0H FFD1H	Interrupt request number Upper	




13. Electrical Characteristics

13.1 Absolute Maximum Ratings

Doromotor	Symbol	Ra	ting	Hnit	Pomorko
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1	V _{CC}	V _{SS} -0.3	V _{SS} + 6	V	
1	V _{I1}	V _{SS} -0.3	V _{CC} + 0.3	V	Other than PF2*2
input voitage":	V _{I2}	V _{SS} -0.3	10.5	V	PF2
Output voltage*1	V _O	V _{SS} -0.3	V _{SS} + 6	V	*2
Maximum clamp current	I _{CLAMP}	-2	+ 2	mA	Applicable to specific pins*3
Total maximum clamp current	S I _{CLAMP}	_	20	mA	Applicable to specific pins*3
"L" level maximum output	I _{OL1}		15	m ^	Other than P05, P06
current	I _{OL2}	_	15	mA	P05, P06
"I " lovel average current	I _{OLAV1}		4	- mA	Other than P05, P06 Average output current = operating current × operating ratio (1 pin)
L" level total maximum output current	I _{OLAV2}		12		P05, P06 Average output current = operating current × operating ratio (1 pin)
"L" level total maximum output current	SI _{OL}	_	100	mA	
"L" level total average output current	SI _{OLAV}	_	50	mA	Total average output current = operating current × operating ratio (Total number of pins)
"H" level maximum output	I _{OH1}		-15	A	Other than P05, P06
current	I _{OH2}	_	-15	- mA	P05, P06
"L" lovel everage current	I _{OHAV1}		-4	m A	Other than P05, P06 Average output current = operating current × operating ratio (1 pin)
Power supply voltage*1 Input voltage*1 Output voltage*1 Maximum clamp current Total maximum clamp current "L" level maximum output current "L" level average current "L" level total maximum output current "L" level total average output current "H" level maximum output current "H" level maximum output current "H" level average current "H" level average current "H" level average current "H" level total maximum output current "H" level total average output current "H" level total average output current "H" level total average output current Power consumption Operating temperature	I _{OHAV2}	_	-8	- mA	P05, P06 Average output current = operating current × operating ratio (1 pin)
"H" level total maximum output current	SI _{OH}	_	-100	mA	
"H" level total average output current	SI _{OHAV}	_	-50	mA	Total average output current = operating current × operating ratio (Total number of pins)
Power consumption	Pd	_	320	mW	
Operating temperature	T _A	-40	+ 85	°C	
Storage temperature	Tstg	-55	+ 150	°C	



- *1: The parameter is based on V_{SS} = 0.0 V.
- *2: V_I and V_O must not exceed V_{CC}+0.3 V. V_I must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I_{CLAMP} rating is used instead of the V_I rating.
- *3: Applicable to the following pins: P01 to P07, PG1, PG2, PF0, PF1
 - · Use under recommended operating conditions.
 - · Use with DC voltage (current).
 - The HV (High Voltage) signal is an input signal exceeding the V_{CC} voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
 - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
 - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential
 may pass through the protective diode to increase the potential of the V_{CC} pin, affecting other devices.
 - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
 - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may
 not be sufficient to enable a power-on reset.
 - Do not leave the HV (High Voltage) input pin unconnected.
 - Example of a recommended circuit:



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Document Number: 002-07513 Rev. *B Page 21 of 58




13.2 Recommended Operating Conditions

 $(V_{SS} = 0.0 V)$

Parameter	Symbol	Value		Unit	Remarks				
Farameter	Syllibol	Min	Max	Oilit	I/GI	liaiks			
		2.4*1*2	5.5* ¹		In normal operation	Other than an ahin dahua mada			
Power supply	W	2.3	5.5	V	Other that old condition in stop mode n normal operation On-chip of	Other than on-chip debug mode			
voltage	V _{CC}	2.9	5.5] v	In normal operation	On-chip debug mode			
		2.3	5.5		Hold condition in stop mode	- On-chip debug mode			
Smoothing capacitor	C _S	0.022	1	μF	*3				
Operating	т	-40	+85	°C	Other than on-chip debug mode				
temperature	T _A	+5	+35		On-chip debug mode				

- *1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.
- *2: The value is 2.88 V when the low-voltage detection reset is used.
- *3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V_{CC} pin must have a capacitance larger than C_S. For the connection to a smoothing capacitor C_S, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and C_S and the distance between C_S and the V_{SS} pin when designing the layout of a printed circuit board.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device.

All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges.

Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



13.3 DC Characteristics

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

					Value			
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
	V _{IHI}	P04	*1	0.7 V _{CC}	_	V _{CC} +0.3	٧	When CMOS input level (hysteresis input) is selected
"H" level input voltage	V _{IHS}	P01 to P07, P12, PF0, PF1, PG1, PG2	*1	0.8 V _{CC}	_	V _{CC} +0.3	٧	Hysteresis input
	V_{IHM}	PF2	_	0.7 V _{CC}	_	10.5	V	Hysteresis input*3
41	V _{IL}	P04	*1	V _{SS} -0.3	_	0.3 V _{CC}	٧	When CMOS input level (hysteresis input) is selected
"L" level input voltage	V_{ILS}	P01 to P07, P12, PF0, PF1, PG1, PG2	*1	V _{SS} -0.3	_	Image: Proposition of the properties of the propert	Hysteresis input	
	V _{ILM}	PF2	_	V _{SS} -0.3	_	0.3 V _{CC}	V	Hysteresis input
Open-drain output application voltage	V _D	PF2, P12	_	V _{SS} -0.3	_	V _{SS} + 5.5	V	
"H" level output voltage	V _{OH1}	Output pins other than P05, P06, P12, PF2	I _{OH} = -4 mA	V _{CC} -0.5	_	_	٧	
	V _{OH2}	P05, P06	I _{OH} = -8 mA	V _{CC} -0.5	_	_	V	
"L" level output	V _{OL1}	Output pins other than P05, P06	I _{OL} = 4 mA	_	_	0.4	٧	
voltage	V _{OL2}	P05, P06	I _{OL} = 12 mA	_	_	0.4	V	
Input leak current (Hi-Z output leak current)	l _{LI}	All input pins	0.0 V < V _I < V _{CC}	-5	_	+5	μA	When pull-up resistance is disabled
Pull-up resistance	R _{PULL}	P01 to P07, PG1, PG2	V _I = 0 V	25	50	100	kΩ	When pull-up resistance is enabled
Input capacitance	C _{IN}	Other than V _{CC} and V _{SS}	f = 1 MHz	_	5	15	pF	



 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Damamatan	Oah al	Dia sama	O di4i	(*()	Value	1070, 155		
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
			V _{CC} = 5.5 V F _{CH} = 32 MHz	_	13	17	mA	Flash memory product (except writing and erasing)
	I _{CC}		F _{MP} = 16 MHz Main clock mode (divided by 2)	_	33.5	39.5	mA	Flash memory product (at writing and erasing)
				_	15	21	mA	At A/D conversion
Powersupply	Iccs	V _{CC} (External clock operation)	V_{CC} = 5.5 V F_{CH} = 32 MHz F_{MP} = 16 MHz Main sleep mode (divided by 2)	I	5.5	9	mA	
	I _{CCL}		V_{CC} = 5.5 V F_{CL} = 32 kHz F_{MPL} = 16 kHz Subclock mode (divided by 2) T_{A} = +25°C	I	65	153	μA	
current*2	I _{CCLS}		V_{CC} = 5.5 V F_{CL} = 32 kHz F_{MPL} = 16 kHz Subsleep mode (divided by 2) T_A = +25°C	_	10	84	μA	
	Ісст		V_{CC} = 5.5 V F_{CL} = 32 kHz Watch mode Main stop mode T_A = +25°C	I	5	30	μА	
	I _{CCMCR}	V _{CC}	V_{CC} = 5.5 V F_{CRH} = 10 MHz F_{MP} = 10 MHz Main CR clock mode	_	8.6	_	mA	
	I _{CCSCR}		V _{CC} = 5.5 V Sub-CR clock mode (divided by 2) T _A = +25°C		110	410	μA	



 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	(- ((Value	1070, 133	Unit	Remarks
Farailletei	Syllibol	Pili liallie	Condition	Min	Тур	Max	Oill	Remarks
	I _{CCTS}	V _{CC} (External clock operation)	V_{CC} = 5.5 V F_{CH} = 32 MHz Timebase timer mode T_A = +25°C	_	1.1	3	mA	
	I _{CCH}	орегацопу	V_{CC} = 5.5 V Substop mode T_A = +25°C	_	3.5	22.5	μA	Main stop mode for single clock selection
Power supply current*2	Power supply I _{LVD} current*2		Current consumption for low-voltage detection circuit only	_	37	54	μΑ	
	I _{CRH}	V _{CC}	Current consumption for the internal main CR oscillator	_	0.5	0.6	mA	
	I _{CRL}		Current consumption for the internal sub-CR oscillator oscillating at 100 kHz	_	20	72	μΑ	

^{*1:} The input level of P04 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

- See "13.4. AC Characteristics: 13.4.1. Clock Timing" for F_{CH} and F_{CL}.
- See "13.4. AC Characteristics: 13.4.2. Source Clock/Machine Clock" for F_{MP} and F_{MPL}.

Document Number: 002-07513 Rev. *B

^{*2: •} The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (I_{LVD}) to one of the value from I_{CC} to I_{CCH}. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (I_{CRH}, I_{CRL}) and a specified value. In on-chip debug mode, the CR oscillator (I_{CRH}) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.

^{*3:} PF2 act as high voltage supply for the flash memory during program and erase. It can tolerate high voltage input. For details, see section "13.6. Flash Memory Program/Erase Characteristics".



13.4 AC Characteristics

13.4.1 Clock Timing

 $(V_{CC} = 2.4 \text{ V to } 5.5 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Doromotor	Cumbal	Din nama	Condition		Value			
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
		X0, X1	_	1		16.25	MHz	When the main oscillation circuit is used
	F _{CH}	X0, HCLK1, HCLK2	X1 open	1	_	12	MHz	When the main external
		X0, X1, HCLK1, HCLK2	_	Min Typ Max Unit Remarks 1 — 16.25 MHz When the main oscillation circuit is used 1 — 12 MHz When the main external clock is used 9.7 10 10.3 MHz When the main CR clock is used 7.76 8 8.24 MHz When the main CR clock is used 9.5 10 10.5 MHz When the main CR clock is used 7.6 8 8.4 MHz When the main CR clock is used 0.95 1 1.05 MHz When the sub oscillation circuit is used — 32.768 — kHz When the sub-external clock is used 50 100 200 kHz When the sub-CR clock is used 61.5 — 1000 ns When the main oscillation circuit is used				
				9.7	10	10.3	MHz	When the main CR clock is used $2.4 \text{ V} \le \text{Vcc} < 5.5 \text{ V} (0 \text{ °C} \le \text{T}_A \le 40 \text{ °C})$ When the main CR clock is used $2.4 \text{ V} \le \text{Vcc} < 5.5 \text{ V}$
Clock frequency	F _{CRH}	_		7.76	8	8.24	MHz	used
			_	0.97	1	1.03	MHz	2.4 V ≤ Vcc < 5.5 V(0 °C ≤ T _A ≤ 40 °C)
	CRH			9.5	10	10.5	MHz	When the main CR clock is
				7.6	8	8.4	MHz	
				0.95	1	1.05	MHz	$(-40 \text{ °C} \le T_A < 0 \text{ °C}, 40 \text{ °C} < T_A \le 85 \text{ °C})$
	F _{CL}	X0A, X1A		_	32.768	_	kHz	
	' CL	XOA, XTA	_		32.768	The control of the c		
	F _{CRL}	_	_	50	100	200	kHz	
		X0, X1	_	61.5	_	1000	ns	
Clock cycle time	t _{HCYL}	X0, HCLK1, HCLK2	X1 open	83.4	_	1000	ns	When the external clock is
		X0, X1, HCLK1, HCLK2	_	30.8	_	1000	ns	used
	t _{LCYL}	X0A, X1A	_	_	30.5	_	μs	When the subclock is used



 $(V_{CC} = 2.4 \text{ V to } 5.5 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks	
Parameter	Syllibol	Fili lialile	Condition	Min	Тур	Max	Oilit	Remarks	
Input clock pulse width	t _{WH1}	X0, HCLK1, HCLK2	X1 open	33.4	_		ns	When the external clock is	
	t _{WL1}	X0, X1, HCLK1, HCLK2	_	12.4	_	_	ns	used, the duty ratio should range between 40% and 60%.	
	t _{WH2}	X0A	_		15.2	_	μs	60%. s	
Input clock rise	t _{CR}	X0, HCLK1, HCLK2	X1 open		_	5	ns	When the external clock is	
time and fall time	t _{CF}	X0, X1, HCLK1, HCLK2		1	_	5	ns	used	
CR oscillation start	t _{CRHWK}	_	_	_	_	80	μs	When the main CR clock is used	
time	t _{CRLWK}	_	_	_	_	10	μs	When the sub-CR clock is used	










Figure of main clock input port external connection


When a crystal oscillator or When the external clock is used When the external clock is a ceramic oscillator is used (X1 is open) used used
















13.4.2 Source Clock/Machine Clock

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Devemeter	Cumbal	Pin		Value		Unit	Remarks
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks
			61.5	_	2000	ns	When the main external clock is used Min: F _{CH} = 32.5 MHz, divided by 2 Max: F _{CH} = 1 MHz, divided by 2
Source clock cycle time*1	tsclk	_	100		1000	ns	When the main CR clock is used Min: F _{CRH} = 10 MHz Max: F _{CRH} = 1 MHz
			_	61	_	μs	When the sub-CR clock is used F_{CL} = 32.768 kHz, divided by 2
			_	20	_	μs	When the sub-oscillation clock is used F _{CRL} = 100 kHz, divided by 2
	F _{SP}		0.5	_	16.25	MHz	When the main oscillation clock is used
Source clock	' SP		1	_	10	MHz	When the main CR clock is used
frequency		_	_	16.384	_	kHz	When the sub-oscillation clock is used
	e clock		_	50	_	kHz	When the sub-CR clock is used F _{CRL} = 100 kHz, divided by 2
			61.5	_	32000	ns	When the main oscillation clock is used Min: F_{SP} = 16.25 MHz, no division Max: F_{SP} = 0.5 MHz, divided by 16
Machine clock cycle time*2			100	_	16000	ns	When the main CR clock is used Min: F_{SP} = 10 MHz Max: F_{SP} = 1 MHz, divided by 16
instruction execution time)	t _{MCLK}		61	_	976.5	μs	When the sub-oscillation clock is used Min: F _{SPL} = 16.384 kHz, no division Max: F _{SPL} = 16.384 kHz, divided by 16
Machine clock cycle time*2 (minimum instruction execution			20	_	320	μs	When the sub-CR clock is used Min: F _{SPL} = 50 kHz, no division Max: F _{SPL} = 50 kHz, divided by 16
	E.		0.031	_	16.25	MHz	When the main oscillation clock is used
Machine clock	F _{MP}		0.0625	_	10	MHz	When the main CR clock is used
frequency		_	1.024	_	16.384	kHz	When the sub-oscillation clock is used
Machine clock cycle time*2 (minimum instruction execution time)	F _{MPL}		3.125	_	50	kHz	When the sub-CR clock is used F _{CRL} = 100 kHz


^{*1:} This is the clock before it is divided according to the division ratio set by the machine clock division ratio selection bits (SYCC: DIV1 and DIV0). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio selection bits (SYCC: DIV1 and DIV0). In addition, a source clock can be selected from the following.


- Main clock divided by 2
- Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2

- Source clock (no division)
- Source clock divided by 4
- Source clock divided by 8
- Source clock divided by 16

^{*2:} This is the operating clock of the microcontroller. A machine clock can be selected from the following.










13.4.3 External Reset

$$(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$$

Parameter	meter Symbol	Value		Unit	Remarks	
Parameter	Syllibol	Min	Max	Oilit	Remarks	
		2 t _{MCLK} *1	In stop mode, subclock mode,	In normal operation		
RST "L" level pulse width	t _{RSTL}	Oscillation time of the oscillator*2+100	_	μs	In stop mode, subclock mode, sub-sleep mode, watch mode, and power on	
		100	_	μs	In timebase timer mode	

^{*1:} See "13.4.2. Source Clock/Machine Clock" for t_{MCLK}.


^{*2:} The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several µs and several ms.






13.4.4 Power-on Reset

Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
raidilletei	Syllibol	Condition	Min	Max	Oilit	Kemarks	
Power supply rising time	t _R	_	_	50	ms		
Power supply cutoff time	t _{OFF}		1		ms	Wait time until power-on	



Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.






13.4.5 Peripheral Input Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Va	Unit	
Faianietei	Syllibol	Fili lialile	Min	Max	Oilit
Peripheral input "H" pulse width	t _{ILIH}	INT02 to INT07, EC0	2 t _{MCLK} *	_	ns
Peripheral input "L" pulse width	t _{IHIL}	111102 to 111107, EGO	2 t _{MCLK} *	1	ns

 $^{^{\}star}$ See "13.4.2. Source Clock/Machine Clock" for $t_{\mbox{\scriptsize MCLK}}.$





13.4.6 LIN-UART Timing (Available only in MB95F222H/F222K/F223H/F223K)

Sampling is executed at the rising edge of the sampling $clock^{*1}$, and serial clock delay is disabled $clock^{*2}$. (ESCR register:SCES bit = 0, ECCR register:SCDE bit = 0)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	Uill
Serial clock cycle time	t _{SCYC}	SCK	Internal clock operation output pin: C _L = 80 pF+1 TTL	5 t _{MCLK} *3	_	ns
SCK ↓→SOT delay time	t _{SLOVI}	SCK, SOT		-95	+95	ns
$Valid\;SIN\toSCK\;\!\!\uparrow$	t _{IVSHI}	SCK, SIN		t _{MCLK} *3+190	_	ns
$SCK \uparrow \to valid \; SIN \; hold \; time$	t _{SHIXI}	SCK, SIN		0	_	ns
Serial clock "L" pulse width	t _{SLSH}	SCK	External clock operation output pin: C _L = 80 pF+1 TTL	3 t _{MCLK} *3-t _R	_	ns
Serial clock "H" pulse width	t _{SHSL}	SCK		t _{MCLK} *3+95	_	ns
SCK ↓→SOT delay time	t _{SLOVE}	SCK, SOT		_	2 t _{MCLK} *3+95	ns
$Valid\;SIN\toSCK\;\!\!\uparrow$	t _{IVSHE}	SCK, SIN		190	_	ns
SCK ↑→valid SIN hold time	t _{SHIXE}	SCK, SIN		t _{MCLK} *3+95	_	ns
SCK fall time	t _F	SCK		_	10	ns
SCK rise time	t _R	SCK			10	ns


^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.


Document Number: 002-07513 Rev. *B Page 34 of 58

^{*2:} The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

^{*3:} See "13.4.2. Source Clock/Machine Clock" for t_{MCLK}.









Sampling is executed at the falling edge of the sampling $clock^{*1}$, and serial clock delay is disabled clock (ESCR register:SCES bit = 1, ECCR register:SCDE bit = 0)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Value		Limit
	Symbol			Min	Max	Unit
Serial clock cycle time	t _{SCYC}	SCK	Internal clock operation output pin: C _L = 80 pF+1 TTL	5 t _{MCLK} *3	_	ns
SCK ↑→ SOT delay time	t _{SHOVI}	SCK, SOT		-95	+95	ns
$Valid\;SIN\toSCK\!\!\downarrow$	t _{IVSLI}	SCK, SIN		t _{MCLK} *3+190	_	ns
$SCK \downarrow \rightarrow valid SIN hold time$	t _{SLIXI}	SCK, SIN		0	_	ns
Serial clock "H" pulse width	t _{SHSL}	SCK	External clock operation output pin: C _L = 80 pF+1 TTL	3 t _{MCLK} *3-t _R	_	ns
Serial clock "L" pulse width	t _{SLSH}	SCK		t _{MCLK} *3+95	_	ns
SCK ↑→ SOT delay time	t _{SHOVE}	SCK, SOT		_	2 t _{MCLK} *3+95	ns
$Valid\;SIN\toSCK\;\!\downarrow$	t _{IVSLE}	SCK, SIN		190	_	ns
$SCK\downarrow \rightarrow valid\ SIN\ hold\ time$	t _{SLIXE}	SCK, SIN		t _{MCLK} *3+95	_	ns
SCK fall time	t _F	SCK		_	10	ns
SCK rise time	t _R	SCK		_	10	ns


^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.


Document Number: 002-07513 Rev. *B

^{*2:} The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

^{*3:} See "13.4.2. Source Clock/Machine Clock" for t_{MCLK}.










Sampling is executed at the rising edge of the sampling $clock^{*1}$, and serial clock delay is enabled $clock^{*2}$. (ESCR register:SCES bit = 0, ECCR register:SCDE bit = 1)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	Unit	
Faranieter	Symbol	Fill liaille	Condition	Min	Max	Ullit
Serial clock cycle time	t _{SCYC}	SCK		5 t _{MCLK} *3	_	ns
$SCK\uparrow \rightarrow SOT$ delay time	t _{SHOVI}	SCK, SOT	Internal clock	-95	+95	ns
$Valid\;SIN\toSCK\;\!\downarrow$	t _{IVSLI}	SCK, SIN	operation output pin:	t _{MCLK} *3+190	_	ns
$SCK\downarrow \to valid\;SIN\;hold\;time$	t _{SLIXI}	SCK, SIN	$C_L = 80 \text{ pF+1 TTL}$	0	_	ns
$SOT \to SCK \downarrow delay \; time$	t _{SOVLI}	SCK, SOT		_	4 t _{MCLK} *3	ns

^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

^{*3:} See "13.4.2. Source Clock/Machine Clock" for t_{MCLK}.



^{*2:} The serial clock delay function is a function that delays the output signal of the serial clock for half clock.




Sampling is executed at the falling edge of the sampling $clock^{*1}$, and serial clock delay is enabled $clock^{*2}$. (ESCR register:SCES bit = 1, ECCR register:SCDE bit = 1)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol Pin name		Condition	Va	Unit	
Faranietei	Symbol	Filitianie	Condition	Min	Max	Oiiii
Serial clock cycle time	t _{SCYC}	SCK		5 t _{MCLK} *3	_	ns
$SCK \downarrow \to SOT \ delay \ time$	t _{SLOVI}	SCK, SOT	Internal clock	-95	+95	ns
$Valid\;SIN\toSCK\;\!\!\uparrow$	t _{IVSHI}	SCK, SIN	operation output pin:	t _{MCLK} * ³ +190	_	ns
$SCK \uparrow \to valid \; SIN \; hold \; time$	t _{SHIXI}	SCK, SIN	$C_L = 80 \text{ pF+1 TTL}$	0	_	ns
$SOT \to SCK \uparrow delay time$	t _{SOVHI}	SCK, SOT		_	4 t _{MCLK} *3	ns

^{*1:}There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

^{*3:} See "13.4.2. Source Clock/Machine Clock" for t_{MCLK}.



^{*2:} The serial clock delay function is a function that delays the output signal of the serial clock for half clock.




13.4.7 Low-voltage Detection

 $(V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Downwater	Cumb al		Value		I I mit	Remarks
Parameter	eter Symbol Min Typ Max Un		Unit	Kemarks		
Release voltage	V _{DL+}	2.52	2.7	2.88	V	At power supply rise
Detection voltage	V_{DL-}	2.42	2.6	2.78	V	At power supply fall
Hysteresis width	V _{HYS}	70	100	_	mV	
Power supply start voltage	V _{off}	_	_	2.3	V	
Power supply end voltage	V _{on}	4.9	_	_	V	
Power supply voltage change time (at power supply rise)	t _r	1	_	_	μs	Slope of power supply that the reset release signal generates
		_	3000	_	μs	Slope of power supply that the reset release signal generates within the rating (V _{DL+})
Power supply voltage change		300	_	_	μs	Slope of power supply that the reset detection signal generates
time (at power supply fall)	t _f	_	300	_	μs	Slope of power supply that the reset detection signal generates within the rating (V_{DL-})
Reset release delay time	t _{d1}	_	_	300	μs	
Reset detection delay time	t _{d2}	_	_	20	μs	







13.5 A/D Converter

13.5.1 A/D Converter Electrical Characteristics

(V_{CC} = 4.0 V to 5.5 V, V_{SS} = 0.0 V, T_A = -40°C to +85°C)


Davamatav	Cumhal		Value	I I mit	Remarks		
Parameter	Symbol	Min Typ Max		Max	Unit	Remarks	
Resolution		_	_	10	bit		
Total error		-3	_	+3	LSB		
Linearity error	T - 1	-2.5	_	+2.5	LSB		
Differential linear error		-1.9	_	+1.9	LSB		
Zero transition voltage	V _{OT}	V _{SS} -1.5 LSB	V _{SS} +0.5 LSB	V _{SS} +2.5 LSB	V		
Full-scale transition voltage	V _{FST}	V _{CC} -4.5 LSB	V _{CC} -2 LSB	V _{CC} +0.5 LSB	V		
Common time		0.9	_	16500	μs	$4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$	
Compare time		1.8	_	16500	μs	4.0 V≤ V _{CC} < 4.5 V	
Sampling time		0.6	_	· · ·	μs	$4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$, with external impedance $< 5.4 \text{ k}\Omega$	
Sampling time		1.2	_	∞	μs	$4.0 \text{ V} \leq \text{V}_{\text{CC}} \leq 4.5 \text{ V}$, with external impedance < $2.4 \text{ k}\Omega$	
Analog input current	I _{AIN}	-0.3	_	+0.3	μΑ		
Analog input voltage	V _{AIN}	V _{SS}	_	V _{CC}	V		




13.5.2 Notes on Using the A/D Converter

External impedance of analog input and its sampling time

The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about $0.1~\mu\text{F}$ to the analog input pin.





A/D conversion error

As $|V_{CC}-V_{SS}|$ decreases, the A/D conversion error increases proportionately.



13.5.3 Definitions of A/D Converter Terms

Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into 2^{10} = 1024.

Linearity error (unit: LSB)


It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001") of a device to the full-scale transition point ("11 1111 1111" $\leftarrow \rightarrow$ "11 1111 1110") of the same device.

Differential linear error (unit: LSB)


It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.

Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.









13.6 Flash Memory Program/Erase Characteristics

Parameter	Value			Unit	Damaria.	
Parameter	Min Typ Max		Max	Unit	Remarks	
Chip erase time	_	1* ¹	15* ²	S	00 _H programming time prior to erasure is excluded.	
Byte programming time	_	32	3600	μs	System-level overhead is excluded.	
Erase/program voltage	9.5	10	10.5	V	The erase/program voltage must be applied to the PF2 pin in erase/program.	
Current drawn on PF2	_	_	5.0	mA	Current consumption of PF2 pin during flash memory program/erase	
Erase/program cycle	_	100000	_	cycle		
Power supply voltage at erase/program	3.0	_	5.5	V		
Flash memory data retention time	20* ³	_	_	year	Average T _A = +85°C	

^{*1:} $T_A = +25$ °C, $V_{CC} = 5.0$ V, 100000 cycles


^{*2:} $T_A = +85$ °C, $V_{CC} = 4.5$ V, 100000 cycles

^{*3:} This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test by using the Arrhenius equation with the average temperature being +85°C).




14. Sample Electrical Characteristics


Power supply current-temperature















Input voltage


















15. Mask Options

No.	Part Number	MB95F222H MB95F223H	MB95F222K MB95F223K	
	Selectable/Fixed	Fixed	Fixed	
1	Low-voltage detection reset With low-voltage detection reset Without low-voltage detection reset	Without low-voltage detection reset	With low-voltage detection reset	
2	Reset With dedicated reset input Without dedicated reset input	With dedicated reset input	Without dedicated reset input	


16. Ordering Information

Part Number	Package
MB95F222HPH-G-SNE2 MB95F222KPH-G-SNE2 MB95F223HPH-G-SNE2 MB95F223KPH-G-SNE2	16-pin plastic DIP (DIP-16P-M06)
MB95F222HPF-G-SNE1 MB95F222KPF-G-SNE1 MB95F223HPF-G-SNE1 MB95F223KPF-G-SNE1	16-pin plastic SOP (FPT-16P-M06)





17. Package Dimensions

16-pin plastic DIP	Lead pitch	2.54 mm
	Sealing method	Plastic mold
(DIP-16P-M06)		











18. Major Changes

Spansion Publication Number: DS07-12626-3E

Page	Section	Change Results
21	Electrical Characteristics 1. Absolute Maximum Ratings	Changed the characteristics of Input voltage.
24	3. DC Characteristics	Corrected the maximum value of "H" level input voltage for PF2 pin. V_{CC} + 0.3 \rightarrow 10.5
24		Corrected the maximum value of Open-drain output application voltage. 0.2Vcc \rightarrow Vss + 5.5
26		Added the footnote *3.
29	AC Characteristics (1) Clock Timing	Added a figure of HCLK1/HCLK2.
32	(2) Source Clock/Machine Clock	Corrected the graph of Operating voltage - Operating frequency (with the on-chip debug function). (Corrected the pitch)
33	(3) External Reset	Added and power on to the remarks column.
	6. Flash Memory Program/	Added the row of Current drawn on PF2.
48	Erase Characteristics	Corrected the minimum value of Power supply voltage at erase/program. 4.5 \rightarrow 3.0

NOTE: Please see "Document History" about later revised information.

Document Number: 002-07513 Rev. *B Page 56 of 58

Page 57 of 58



Document History

	Document Title: MB95220H Series F ² MC-8FX 8-bit Microcontroller Document Number: 002-07513								
Revision ECN Orig. of Change Date Description of Change									
**	_	AKIH	07/26/2010	Migrated to Cypress and assigned document number 002-07513. No change to document contents or format.					
*A	5198887	AKIH	03/31/2016	Updated to Cypress format.					
*B	5861646	YSAT	08/24/2017	Adapted new Cypress logo					

Document Number: 002-07513 Rev. *B



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/interface

Memory cypress.com/memory
Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic

Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless/RF cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation 2008-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, outclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or daffect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-07513 Rev. *B Revised August 24, 2017 Page 58 of 58