

74HC193-Q100; 74HCT193-Q100

Presetable synchronous 4-bit binary up/down counter

Rev. 4 — 14 March 2024

Product data sheet

1. General description

The 74HC193-Q100; 74HCT193-Q100 is a 4-bit synchronous binary up/down counter. Separate up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either clock input. If the CPU clock is pulsed while CPD is held HIGH, the device counts up. If the CPD clock is pulsed while CPU is held HIGH, the device counts down. Only one clock input can be held HIGH at any time to guarantee predictable behavior. The device can be cleared at any time by the asynchronous master reset input (MR). It may also be loaded in parallel by activating the asynchronous parallel load input (PL). The terminal count up (TCU) and terminal count down (TCD) outputs are normally HIGH. When the circuit has reached the maximum count state of 15, the next HIGH-to-LOW transition of CPU causes TCU to go LOW. TCU remains LOW until CPU goes HIGH again, duplicating the count up clock. Likewise, the TCD output goes LOW when the circuit is in the zero state and the CPD goes LOW. The terminal count outputs duplicate the clock waveforms and can be used as the clock input signals to the next higher-order circuit in a multistage counter. Multistage counters are not fully synchronous, since there is a slight delay time difference added for each stage that is added. The counter may be preset by the asynchronous parallel load capability of the circuit. Information on the parallel data inputs (D0 to D3), is loaded into the counter. This information appears on the outputs (Q0 to Q3) regardless of the conditions of the clock inputs when the parallel load (PL) input is LOW. A HIGH level on the master reset (MR) input disables the parallel load gates. It overrides both clock inputs and sets all outputs (Q0 to Q3) LOW. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock is interpreted as a legitimate signal and it is counted. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits


- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide supply voltage range from 2.0 to 6.0 V
- CMOS low power dissipation
- High noise immunity
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Input levels:
 - For 74HC193-Q100: CMOS level
 - For 74HCT193-Q100: TTL level
- Synchronous reversible 4-bit binary counting
- Asynchronous parallel load
- Asynchronous reset
- Expandable without external logic
- Complies with JEDEC standards:
 - JESD8C (2.7 V to 3.6 V)
 - JESD7A (2.0 V to 6.0 V)
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

3. Ordering information

Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74HC193D-Q100	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HCT193D-Q100				
74HC193PW-Q100	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
74HCT193PW-Q100				

4. Functional diagram






Fig. 4. Logic diagram

5. Pinning information

5.1. Pinning




Fig. 5. Pin configuration for SOT109-1 (SO16)

Fig. 6. Pin configuration for SOT403-1 (TSSOP16)

5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
D0, D1, D2, D3	15, 1, 10, 9	data input
Q0, Q1, Q2, Q3	3, 2, 6, 7	flip-flop output
CPD	4	count down clock input; LOW-to-HIGH, edge triggered
CPU	5	count up clock input; LOW-to-HIGH, edge triggered
GND	8	ground (0 V)
PL	11	asynchronous parallel load input (active LOW)
TCU	12	terminal count up (carry) output (active LOW)
TCD	13	terminal count down (borrow) output (active LOW)
MR	14	asynchronous master reset input (active HIGH)
V _{CC}	16	supply voltage


6. Functional description

Table 3. Function table

H = HIGH voltage level; L = LOW voltage level; X = don't care; ↑ = LOW-to-HIGH clock transition.

Operating mode	Inputs								Outputs					
	MR	PL	CPU	CPD	D0	D1	D2	D3	Q0	Q1	Q2	Q3	TCU	TCD
Reset (clear)	H	X	X	L	X	X	X	X	L	L	L	L	H	L
	H	X	X	H	X	X	X	X	L	L	L	L	H	H
Parallel load	L	L	X	L	L	L	L	L	L	L	L	L	H	L
	L	L	X	H	L	L	L	L	L	L	L	L	H	H
	L	L	L	X	H	H	H	H	H	H	H	H	L	H
	L	L	H	X	H	H	H	H	H	H	H	H	H	H
Count up	L	H	↑	H	X	X	X	X	count up				H [1]	H
Count down	L	H	H	↑	X	X	X	X	count down				H	H [2]

[1] TCU = CPU at terminal count up (HHHH)
[2] TCD = CPD at terminal count down (LLLL).



(1) Clear overrides load, data and count inputs.
(2) When counting up, the count down clock input (CPD) must be HIGH, when counting down the count up clock input (CPU) must be HIGH.

Sequence:

Clear (reset outputs to zero);
Load (preset) to binary thirteen;
Count up to fourteen, fifteen, terminal count up, zero, one and two;
Count down to one, zero, terminal count down, fifteen, fourteen and thirteen.

Fig. 7. Typical clear, load and count sequence

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7.0	V
I _{IK}	input clamping current	V _I < -0.5 V or V _I > V _{CC} + 0.5 V [1]	-	±20	mA
I _{OK}	output clamping current	V _O < -0.5 V or V _O > V _{CC} + 0.5 V [1]	-	±20	mA
I _O	output current	V _O = -0.5 V to V _{CC} + 0.5 V	-	±25	mA
I _{CC}	supply current		-	50	mA
I _{GND}	ground current		-	-50	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	[2]	-	500	mW

- [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2] For SOT109-1 (SO16) package: P_{tot} derates linearly with 12.4 mW/K above 110 °C.
For SOT403-1 (TSSOP16) package: P_{tot} derates linearly with 8.5 mW/K above 91 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC193-Q100			74HCT193-Q100			Unit
			Min	Typ	Max	Min	Typ	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
V _I	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
V _O	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V

9. Static characteristics

Table 6. Static characteristics type 74HC193-Q100

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T _{amb} = 25 °C						
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	1.2	-	V
		V _{CC} = 4.5 V	3.15	2.4	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	0.8	0.5	V
		V _{CC} = 4.5 V	-	2.1	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}	-	-	-	
		I _O = -20 µA; V _{CC} = 2.0 V	1.9	2.0	-	V
		I _O = -20 µA; V _{CC} = 4.5 V	4.4	4.5	-	V
		I _O = -20 µA; V _{CC} = 6.0 V	5.9	6.0	-	V
		I _O = -4.0 mA; V _{CC} = 4.5 V	3.98	4.32	-	V
		I _O = -5.2 mA; V _{CC} = 6.0 V	5.48	5.81	-	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL}				
		I _O = 20 µA; V _{CC} = 2.0 V	-	0	0.1	V
		I _O = 20 µA; V _{CC} = 4.5 V	-	0	0.1	V
		I _O = 20 µA; V _{CC} = 6.0 V	-	0	0.1	V
		I _O = 4.0 mA; V _{CC} = 4.5 V	-	0.15	0.26	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	0.16	0.26	V
I _I	input leakage current	V _I = V _{CC} or GND; V _{CC} = 6.0 V	-	-	±0.1	µA
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 6.0 V	-	-	8.0	µA
C _i	input capacitance		-	3.5	-	pF

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = -40 °C to +85 °C						
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	-	-	V
		V _{CC} = 4.5 V	3.15	-	-	V
		V _{CC} = 6.0 V	4.2	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}				
		I _O = -20 µA; V _{CC} = 2.0 V	1.9	-	-	V
		I _O = -20 µA; V _{CC} = 4.5 V	4.4	-	-	V
		I _O = -20 µA; V _{CC} = 6.0 V	5.9	-	-	V
		I _O = -4.0 mA; V _{CC} = 4.5 V	3.84	-	-	V
		I _O = -5.2 mA; V _{CC} = 6.0 V	5.34	-	-	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL}				
		I _O = 20 µA; V _{CC} = 2.0 V	-	-	0.1	V
		I _O = 20 µA; V _{CC} = 4.5 V	-	-	0.1	V
		I _O = 20 µA; V _{CC} = 6.0 V	-	-	0.1	V
		I _O = 4.0 mA; V _{CC} = 4.5 V	-	-	0.33	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	-	0.33	V
I _I	input leakage current	V _I = V _{CC} or GND; V _{CC} = 6.0 V	-	-	±1.0	µA
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 6.0 V	-	-	80	µA
T_{amb} = -40 °C to +125 °C						
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	-	-	V
		V _{CC} = 4.5 V	3.15	-	-	V
		V _{CC} = 6.0 V	4.2	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}				
		I _O = -20 µA; V _{CC} = 2.0 V	1.9	-	-	V
		I _O = -20 µA; V _{CC} = 4.5 V	4.4	-	-	V
		I _O = -20 µA; V _{CC} = 6.0 V	5.9	-	-	V
		I _O = -4.0 mA; V _{CC} = 4.5 V	3.7	-	-	V
		I _O = -5.2 mA; V _{CC} = 6.0 V	5.2	-	-	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL}				
		I _O = 20 µA; V _{CC} = 2.0 V	-	-	0.1	V
		I _O = 20 µA; V _{CC} = 4.5 V	-	-	0.1	V
		I _O = 20 µA; V _{CC} = 6.0 V	-	-	0.1	V
		I _O = 4.0 mA; V _{CC} = 4.5 V	-	-	0.4	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	-	0.4	V
I _I	input leakage current	V _I = V _{CC} or GND; V _{CC} = 6.0 V	-	-	±1.0	µA
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 6.0 V	-	-	160	µA

Table 7. Static characteristics type 74HCT193-Q100

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = 25 °C						
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	0.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V				
		I _O = -20 µA	4.4	4.5	-	V
		I _O = -4.0 mA	3.98	4.32	-	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V				
		I _O = 20 µA	-	0	0.1	V
		I _O = 4.0 mA	-	0.15	0.26	V
I _I	input leakage current	V _I = V _{CC} or GND; V _{CC} = 5.5 V	-	-	±0.1	µA
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 5.5 V	-	-	8.0	µA
ΔI _{CC}	additional supply current	per input pin; V _I = V _{CC} - 2.1 V; other inputs at V _{CC} or GND; I _O = 0 A; V _{CC} = 4.5 V to 5.5 V				
		pin Dn	-	35	126	µA
		pins CPU, CPD	-	140	504	µA
		pin $\overline{\text{PL}}$	-	65	234	µA
		pin MR	-	105	378	µA
C _i	input capacitance		-	3.5	-	pF
T_{amb} = -40 °C to +85 °C						
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	-	0.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V				
		I _O = -20 µA	4.4	-	-	V
		I _O = -4.0 mA	3.84	-	-	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V				
		I _O = 20 µA	-	-	0.1	V
		I _O = 4.0 mA	-	-	0.33	V
I _I	input leakage current	V _I = V _{CC} or GND; V _{CC} = 5.5 V	-	-	±1.0	µA
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 5.5 V	-	-	80	µA
ΔI _{CC}	additional supply current	per input pin; V _I = V _{CC} - 2.1 V; other inputs at V _{CC} or GND; I _O = 0 A; V _{CC} = 4.5 V to 5.5 V				
		pin Dn	-	-	157.5	µA
		pins CPU, CPD	-	-	630	µA
		pin $\overline{\text{PL}}$	-	-	292.5	µA
		pin MR	-	-	472.5	µA

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = -40 °C to +125 °C						
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	-	0.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V				
		I _O = -20 µA	4.4	-	-	V
		I _O = -4.0 mA	3.7	-	-	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL} ; V _{CC} = 4.5 V				
		I _O = 20 µA	-	-	0.1	V
		I _O = 4.0 mA	-	-	0.4	V
I _I	input leakage current	V _I = V _{CC} or GND; V _{CC} = 5.5 V	-	-	±1.0	µA
I _{CC}	supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 5.5 V	-	-	160	µA
ΔI _{CC}	additional supply current	per input pin; V _I = V _{CC} - 2.1 V; other inputs at V _{CC} or GND; I _O = 0 A; V _{CC} = 4.5 V to 5.5 V				
		pin Dn	-	-	171.5	µA
		pins CPU, CPD	-	-	686	µA
		pin PL	-	-	318.5	µA
		pin MR	-	-	514.5	µA

10. Dynamic characteristics

Table 8. Dynamic characteristics type 74HC193-Q100

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
t_{pd}	propagation delay	CPU, CPD to Qn; see Fig. 8 [1]	-							
		$V_{CC} = 2.0\text{ V}$	-	63	215	-	270	-	325	ns
		$V_{CC} = 4.5\text{ V}$	-	23	43	-	54	-	65	ns
		$V_{CC} = 6.0\text{ V}$	-	18	37	-	46	-	55	ns
		CPU to $\overline{TCU}$; see Fig. 9								
		$V_{CC} = 2.0\text{ V}$	-	39	125	-	155	-	190	ns
		$V_{CC} = 4.5\text{ V}$	-	14	25	-	31	-	38	ns
		$V_{CC} = 6.0\text{ V}$	-	11	21	-	26	-	32	ns
		CPD to $\overline{TCD}$; see Fig. 9								
		$V_{CC} = 2.0\text{ V}$	-	39	125	-	155	-	190	ns
		$V_{CC} = 4.5\text{ V}$	-	14	25	-	31	-	38	ns
		$V_{CC} = 6.0\text{ V}$	-	11	21	-	26	-	32	ns
		PL to Qn; see Fig. 10								
		$V_{CC} = 2.0\text{ V}$	-	69	220	-	275	-	330	ns
		$V_{CC} = 4.5\text{ V}$	-	25	44	-	55	-	66	ns
		$V_{CC} = 6.0\text{ V}$	-	20	37	-	47	-	56	ns
		MR to Qn; see Fig. 11								
		$V_{CC} = 2.0\text{ V}$	-	58	200	-	250	-	300	ns
		$V_{CC} = 4.5\text{ V}$	-	21	40	-	50	-	60	ns
		$V_{CC} = 6.0\text{ V}$	-	17	34		43	-	51	ns
		Dn to Qn; see Fig. 10								
		$V_{CC} = 2.0\text{ V}$	-	69	210	-	265	-	315	ns
		$V_{CC} = 4.5\text{ V}$	-	25	42	-	53	-	63	ns
		$V_{CC} = 6.0\text{ V}$	-	20	36	-	45	-	54	ns
		PL to $\overline{TCU}$, PL to $\overline{TCD}$; see Fig. 13								
		$V_{CC} = 2.0\text{ V}$	-	80	290	-	365	-	435	ns
		$V_{CC} = 4.5\text{ V}$	-	29	58	-	73	-	87	ns
		$V_{CC} = 6.0\text{ V}$	-	23	49	-	62	-	74	ns
		MR to $\overline{TCU}$, MR to $\overline{TCD}$; see Fig. 13								
		$V_{CC} = 2.0\text{ V}$	-	74	285	-	355	-	430	ns
		$V_{CC} = 4.5\text{ V}$	-	27	57	-	71	-	86	ns
		$V_{CC} = 6.0\text{ V}$	-	22	48	-	60	-	73	ns
		Dn to $\overline{TCU}$, Dn to $\overline{TCD}$; see Fig. 13								
		$V_{CC} = 2.0\text{ V}$	-	80	290	-	365	-	435	ns
		$V_{CC} = 4.5\text{ V}$	-	29	58	-	73	-	87	ns
		$V_{CC} = 6.0\text{ V}$	-	23	49	-	62	-	74	ns

Presettable synchronous 4-bit binary up/down counter

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
t _{THL}	HIGH to LOW output transition time	see Fig. 11								
		V _{CC} = 2.0 V	-	19	75	-	95	-	110	ns
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
		V _{CC} = 6.0 V	-	6	13	-	16	-	19	ns
t _{TLH}	LOW to HIGH output transition time	see Fig. 11								
		V _{CC} = 2.0 V	-	19	75	-	95	-	110	ns
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
		V _{CC} = 6.0 V	-	6	13	-	16	-	19	ns
t _W	pulse width	CPU, CPD; HIGH or LOW; see Fig. 8								
		V _{CC} = 2.0 V	100	22	-	125	-	150	-	ns
		V _{CC} = 4.5 V	20	8	-	25	-	30	-	ns
		V _{CC} = 6.0 V	17	6	-	21	-	26	-	ns
		MR HIGH; see Fig. 11								
		V _{CC} = 2.0 V	100	25	-	125	-	150	-	ns
		V _{CC} = 4.5 V	20	9	-	25	-	30	-	ns
		V _{CC} = 6.0 V	17	7	-	21	-	26	-	ns
		PL LOW; see Fig. 10								
		V _{CC} = 2.0 V	100	19	-	125	-	150	-	ns
		V _{CC} = 4.5 V	20	7	-	25	-	30	-	ns
		V _{CC} = 6.0 V	17	6	-	21	-	26	-	ns
t _{rec}	recovery time	PL to CPU, CPD; see Fig. 10								
		V _{CC} = 2.0 V	50	8	-	65	-	75	-	ns
		V _{CC} = 4.5 V	10	3	-	13	-	15	-	ns
		V _{CC} = 6.0 V	9	2	-	11	-	13	-	ns
		MR to CPU, CPD; see Fig. 11								
		V _{CC} = 2.0 V	50	0	-	65	-	75	-	ns
		V _{CC} = 4.5 V	10	0	-	13	-	15	-	ns
		V _{CC} = 6.0 V	9	0	-	11	-	13	-	ns
t _{su}	set-up time	Dn to PL; see Fig. 12; CPU = CPD = HIGH								
		V _{CC} = 2.0 V	80	22	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns
		V _{CC} = 6.0 V	14	6	-	17	-	20	-	ns
t _h	hold time	Dn to PL; see Fig. 12								
		V _{CC} = 2.0 V	0	-14	-	0	-	0	-	ns
		V _{CC} = 4.5 V	0	-5	-	0	-	0	-	ns
		V _{CC} = 6.0 V	0	-4	-	0		0	-	ns
		CPU to CPD, CPD to CPU; see Fig. 14								
		V _{CC} = 2.0 V	80	22	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns
		V _{CC} = 6.0 V	8	6	-	17	-	20	-	ns

Presetable synchronous 4-bit binary up/down counter

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
f _{max}	maximum frequency	CPU, CPD; see Fig. 8								
		V _{CC} = 2.0 V	4.0	13.5	-	3.2	-	2.6	-	MHz
		V _{CC} = 4.5 V	20	41	-	16	-	13	-	MHz
		V _{CC} = 6.0 V	24	49	-	19	-	15	-	MHz
C _{PD}	power dissipation capacitance	V _I = GND to V _{CC} ; V _{CC} = 5 V; [2] f _i = 1 MHz	-	24	-	-	-	-	-	pF

[1] t_{pd} is the same as t_{PHL} and t_{PLH}.
[2] C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
P_D = C_{PD} × V_{CC}² × f_i × N + Σ(C_L × V_{CC}² × f_o) where:
f_i = input frequency in MHz;
f_o = output frequency in MHz;
C_L = output load capacitance in pF;
V_{CC} = supply voltage in V;
N = number of inputs switching;
Σ(C_L × V_{CC}² × f_o) = sum of outputs.

Table 9. Dynamic characteristics type 74HCT193-Q100

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
t _{pd}	propagation delay	CPU, CPD to Qn; see Fig. 8 [1]								
		V _{CC} = 4.5 V	-	23	43	-	54	-	65	ns
		CPU to TCU; see Fig. 9								
		V _{CC} = 4.5 V	-	15	27	-	34	-	41	ns
		CPD to TCD; see Fig. 9								
		V _{CC} = 4.5 V	-	15	27	-	34	-	41	ns
		PL to Qn; see Fig. 10								
		V _{CC} = 4.5 V	-	26	46	-	58	-	69	ns
		MR to Qn; see Fig. 11								
		V _{CC} = 4.5 V	-	22	40	-	50	-	60	ns
		Dn to Qn; see Fig. 10								
		V _{CC} = 4.5 V	-	27	46	-	58	-	69	ns
		PL to TCU, PL to TCD; see Fig. 13								
		V _{CC} = 4.5 V	-	31	55	-	69	-	83	ns
		MR to TCU, MR to TCD; see Fig. 13								
		V _{CC} = 4.5 V	-	29	55	-	69	-	83	ns
		Dn to TCU, Dn to TCD; see Fig. 13								
		V _{CC} = 4.5 V	-	32	58	-	73	-	87	ns
t _{THL}	HIGH to LOW output transition time	see Fig. 11								
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
t _{TLH}	LOW to HIGH output transition time	see Fig. 11								
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns




Presetable synchronous 4-bit binary up/down counter


Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	Min	Max	
t _W	pulse width	CPU, CPD; HIGH or LOW; see Fig. 8								
		V _{CC} = 4.5 V	25	11	-	31	-	38	-	ns
		MR HIGH; see Fig. 11								
		V _{CC} = 4.5 V	20	7	-	25	-	30	-	ns
		$\overline{\text{PL}}$ LOW; see Fig. 10								
		V _{CC} = 4.5 V	20	8	-	25	-	30	-	ns
t _{rec}	recovery time	$\overline{\text{PL}}$ to CPU, CPD; see Fig. 10								
		V _{CC} = 4.5 V	10	2	-	13	-	15	-	ns
		MR to CPU, CPD; see Fig. 11								
		V _{CC} = 4.5 V	10	0	-	13	-	15	-	ns
t _{su}	set-up time	Dn to $\overline{\text{PL}}$; see Fig. 12; CPU = CPD = HIGH								
		V _{CC} = 4.5 V	16	8	-	20	-	24	-	ns
t _h	hold time	Dn to $\overline{\text{PL}}$; see Fig. 12								
		V _{CC} = 4.5 V	0	-6	-	0	-	0	-	ns
		CPU to CPD, CPD to CPU; see Fig. 14								
		V _{CC} = 4.5 V	16	7	-	20	-	24	-	ns
f _{max}	maximum frequency	CPU, CPD; see Fig. 8								
		V _{CC} = 4.5 V	20	43	-	16	-	13	-	MHz
C _{PD}	power dissipation capacitance	V _I = GND to V _{CC} - 1.5 V; V _{CC} = 5 V; f _i = 1 MHz [2]	-	26	-	-	-	-	-	pF

[1] t_{pd} is the same as t_{PHL} and t_{PLH}.

[2] C_{PD} is used to determine the dynamic power dissipation (P_D in μW):
 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$ where:
f_i = input frequency in MHz;
f_o = output frequency in MHz;
C_L = output load capacitance in pF;
V_{CC} = supply voltage in V;
N = number of inputs switching;
 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.


10.1. Waveforms and test circuit






Measurement points are given in [Table 10](#).
 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig. 11. The master reset input (MR) pulse width, MR to Qn propagation delays, MR to CPU, CPD removal time and output transition times



Measurement points are given in [Table 10](#).
 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.
The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 12. The data input (Dn) to parallel load input (PL) set-up and hold times



Measurement points are given in [Table 10](#).
 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig. 13. The data input (Dn), parallel load input (PL) and the master reset input (MR) to the terminal count outputs (TCU, TCD) propagation delays




Table 10. Measurement points

Type	Input		Output
	V _M	V _I	V _M
74HC193-Q100	0.5 × V _{CC}	GND to V _{CC}	0.5 × V _{CC}
74HCT193-Q100	1.3 V	GND to 3 V	1.3 V




Table 11. Test data

Type	Input		Load		S1 position
	V _I	t _r , t _f	C _L	R _L	t _{PHL} , t _{PLH}
74HC193-Q100	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	open
74HCT193-Q100	3 V	6 ns	15 pF, 50 pF	1 kΩ	open

11. Application information




Fig. 16. Application for cascaded up/down counter with parallel load

12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1




Fig. 17. Package outline SOT109-1 (SO16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1




Fig. 18. Package outline SOT403-1 (TSSOP16)

13. Abbreviations

Table 12. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT193_Q100 v.4	20240314	Product data sheet	-	74HC_HCT193_Q100 v.3
Modifications:	Fig. 17, Fig. 18: Aligned SO and TSSOP package outline drawings to JEDEC MS-012 and MO-153. Section 2: ESD specification updated according to the latest JEDEC standard.			
74HC_HCT193_Q100 v.3	20210908	Product data sheet	-	74HC_HCT193_Q100 v.2
Modifications:	Section 2 updated. - Type number 74HCT193DB-Q100 (SOT338-1/SSOP16) removed.			
74HC_HCT193_Q100 v.2	20210205	Product data sheet	-	74HC_HCT193_Q100 v.1
Modifications:	- Type number 74HC193DB-Q100 (SOT338-1/SSOP16) removed. Section 7: Derating values for P_{tot} total power dissipation updated.			
74HC_HCT193_Q100 v.1	20130712	Product data sheet	-	-

15. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <https://www.nexperia.com>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nexperia.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1. General description..... 1

2. Features and benefits..... 1

3. Ordering information.....2

4. Functional diagram.....2

5. Pinning information.....4

5.1. Pinning..... 4

5.2. Pin description..... 4

6. Functional description..... 5

7. Limiting values..... 7

8. Recommended operating conditions.....7

9. Static characteristics.....8

10. Dynamic characteristics..... 12

10.1. Waveforms and test circuit..... 16

11. Application information..... 19

12. Package outline..... 20

13. Abbreviations..... 22

14. Revision history.....22

15. Legal information.....23

© Nexperia B.V. 2024. All rights reserved

For more information, please visit: <http://www.nexperia.com>

For sales office addresses, please send an email to: salesaddresses@nexperia.com

Date of release: 14 March 2024