

Communication CPE



Edition 2005-09-12

Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany
© Infineon Technologies AG 2005.
All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

ADM6992 Fiber to Fast Ethernet Converter

Revision History: 2005-09-12, Rev 1.11

Previous Ve	Previous Version:					
Page/Date	Subjects (major changes since last revision)					
2003-05-19	Rev. 1.0: First release of ADM6992					
2003-07-02	Rev. 1.1: Added Section 4.2					
2005-09-12 Rev. 1.11: when changed to the new Infineon format						
-						
-						

Trademarks

ABM®, ACE®, AOP®, ARCOFI®, ASM®, ASP®, DigiTape®, DuSLIC®, EPIC®, ELIC®, FALC®, GEMINAX®, IDEC®, INCA®, IOM®, IPAT®-2, ISAC®, ITAC®, IWE®, IWORX®, MUSAC®, MuSLIC®, OCTAT®, OptiPort®, POTSWIRE®, QUAT®, QuadFALC®, SCOUT®, SICAT®, SICOFI®, SIDEC®, SLICOFI®, SMINT®, SOCRATES®, VINETIC®, 10BaseV®, 10BaseVX® are registered trademarks of Infineon Technologies AG. 10BaseS™, ConverGate™, EasyPort™, VDSLite™ are trademarks of Infineon Technologies AG. Microsoft® and Visio® are registered trademarks of Microsoft Corporation, Linux® of Linus Torvalds, and FrameMaker® of Adobe Systems Incorporated.



Table of Contents

Table of Contents

	Table of Contents	. 4
	List of Figures	. 6
	List of Tables	. 7
I	Product Overview	. 8
1.1	Overview	. 8
1.2	Features	. 8
1.3	Block Diagram	. 9
1.4	Data Lengths Conventions	. 9
2	Interface Description	10
2.1	Pin Diagram	
2.2	Pin Type and Buffer Type Abbreviations	11
2.3	Pin Descriptions	12
3	Function Description	22
3.1	10/100M PHY Block	
3.2	Auto Negotiation and Speed Configuration	
3.2.1	Auto Negotiation	
3.2.2	Speed Configuration	
3.3	Switch Functional Description	24
3.3.1	Basic Operation	24
3.3.2	Address Learning	25
3.3.3	Address Recognition and Packet Forwarding	25
3.3.4	Address Aging	
3.3.5	Buffers and Queues	
3.3.6	Back off Algorithm	
3.3.7	Inter-Packet Gap (IPG)	
3.3.8	Illegal Frames	
3.3.9	Half Duplex Flow Control	
3.3.10	Full Duplex Flow Control	
3.3.11	Broadcast Storm Filter	
3.3.12	Auto TP MDIX function	
3.4 3.4.1	Converter Functional Description	
3.4.1 3.4.2	Fault Propagation Redundant Link	
3.4.3	Loop-Back Mode	
3.4.4	Snooping Mode	
3.4.5	Fiber SD LED	
3.5	Serial Management Interface (SMI) Register Access	
3.5.1	Preamble Suppression	
3.5.2	Read EEPROM Register via SMI Register	
3.5.3	Write EEPROM Register via SMI Register	
3.6	Reset Operation	
3.6.1	Write EEPROM Register via EEPROM Interface	
1	Registers Description	
• •.1	EEPROM Registers	
1.2	EEPROM Register Descriptions	
1.2.1	EEPROM Register Format	

ADM6992 Data Sheet



Table of Contents

5	Electrical Specification	54
	DC Characterization	
5.2	AC Characterization	54
6	Packaging	62
	References	63
	Terminology	64





List of Figures

List of Figures

Figure 1	ADM6992 Block Diagram	9
Figure 2	ADM6992 64-Pin Assignment	10
Figure 3	SMI Read Operation	29
Figure 4	SMI Write Operation	29
Figure 5	Power on Reset Timing	55
Figure 6	EEPROM Interface Timing	55
Figure 7	10Base-Tx MII Input Timing	56
Figure 8	10Base-TX MII Output Timing	57
Figure 9	100Base-TX MII Input Timing	57
Figure 10	100Base-TX MII Output Timing	58
Figure 11	Reduce MII Timing	
Figure 12	GPSI (7-wire) Input Timing	60
Figure 13	GPSI (7-wire) Output Timing	60
Figure 14	SMI Timing	61
Figure 15	128 PQFP packaging for ADM6992	62



List of Tables

List of Tables

Table 1	Data Lengths Conventions	. 9
Table 2	ADM6992Abbreviations for Pin Type	11
Table 3	Abbreviations for Buffer Type	11
Table 4	Port 0/1 Twisted Pair Interface (8 Pins)	12
Table 5	Port 2 (MII/RMII/GPSI) Interface, 17 pins	12
Table 6	Port 1 Alternative MII Port Interface, 17 pins	14
Table 7	LED Interface (12 Pins)	15
Table 8	EEPROM Interface (4 Pins)	18
Table 9	Configuration Interface (28 Pins)	
Table 10	Ground/Power Interface (27 Pins)	19
Table 11	Miscellaneous (14 Pins)	
Table 12	Speed Configuration	24
Table 13	Port Rising/Falling Threshold	26
Table 14	Drop Scheme for each queue	27
Table 15	SMI Read/Write Command Format	28
Table 16	EEPROM Register Map	
Table 17	Registers Address SpaceRegisters Address Space	33
Table 18	Registers Overview	
Table 19	Register Access Types	
Table 20	Registers Clock DomainsRegisters Clock Domains	
Table 21	Other Filter Regsiters	
Table 22	Other Tag Port Rule 0 Registers	50
Table 23	Other Tag Port Rule 1 Regsiters	51
Table 24	Electrical Absolute Maximum Rating	
Table 25	Recommended Operating Conditions	54
Table 26	DC Electrical Characteristics for 3.3 V Operation	54
Table 27	Power on Reset Timing	
Table 28	EEPROM Interface Timing	
Table 29	10Base-Tx MII Input Timing	
Table 30	10Base-TX MII Output Timing	
Table 31	100Base-TX MII Input Timing	
Table 32	100Base-TX MII Output Timing	
Table 33	100Base-TX MII Output Timing	
Table 34	GPSI (7-wire) Input Timing	
Table 35	GPSI (7-wire) Output Timing	61
Table 36	SMI Timing	61



Product Overview

1 Product Overview

Features and the block diagram.

1.1 Overview

The ADM6992 is a single chip integrating two 10/100 Mbps MDIX TX/FX transceivers with a three-port 10/100M Ethernet L2 switch controller. Features include a converter mode to meet demanding applications, such as Fiberto-Ethernet media converters, 2/3 port Ethernet switches, VoIP gateways, and NAT routers.

ADM6992 supports priority features on Port-Base priority, VLAN TAG priority and IP TOS precedence checking at individual ports. This is done through a small low-cost micro controller to initialize or on-the-fly to configure. The priority of packets can be tagged based on TCP port number for the multi-media application.

The 2nd MAC interface could be selected as TP/FX or MII/RMII/GPSI to connect with bridge devices for different media. The 3rd MAC interface could be selected as MII/RMII/GPSI to connect with routing devices and bridge devices for different media

On the media side, the ADM6992's ports 0 and 1 support auto-MDIX 10Base-T/100Base-TX and 100Base-FX as specified by the IEEE 802.3 committee through uses of digital circuitry and high speed A/D.

The ADM6992 supports a serial management interface (SMI) for a small low-cost micro controller. It also provides the port status for remote agent monitoring and a smart counter for port statistics.

1.2 Features

Main features:

- 3-port10/100M switch integrated with a 2-port PHY (10/100TX and 100FX) and 3rd MAC port as GPSI/MII/RMII.
- Provides TX<-->FX Converter modes with faulted propagation and redundant capability by the use of two ADM6002
- Short latency on the converter mode
- Built-in data buffer 6Kx64bit SRAM
- Up to 2k MAC Unicast addresses with a 4-way hashing table
- MAC address learning table with aging function
- · Two queues per port for QoS purpose.
- Port-base, 802.1p and IP ToS priority
- · Store & forward architecture
- 802.3x flow control for full duplex and back-pressure for half duplex in case the buffer is full.
- · Supports Auto-Negotiation
- · Packet lengths up to 1536 bytes.
- · Broadcast storming filter.
- Port-base VLAN/tag-base VLAN.
- 16 entries of packet classification and marking or filtering for TCP/UDP Port Numbering, IP Protocol ID and Ethernet Type
- · Serial Management Interface for low-end CPUs
- · Provides port status for remote agent monitoring.
- Provides smart counters for port statistics.
- 128 PQFP packaging with 2.5 V/3.3 V power supply

Data Sheet 8 Rev 1.11, 2005-09-12



Product Overview

1.3 Block Diagram




Figure 1 ADM6992 Block Diagram

1.4 Data Lengths Conventions

Table 1 Data Lengths Conventions

qword64 bitsdword32 bitsword16 bitsbyte8 bitsnibble4 bits



2 Interface Description

This chapter describes Pin Diagram, Pin Type and Buffer Type Abbreviations, and Pin Descriptionss.

2.1 Pin Diagram




Figure 2 ADM6992 64-Pin Assignment



2.2 Pin Type and Buffer Type Abbreviations

Standardized abbreviations:

Table 2 ADM6992Abbreviations for Pin Type

Abbreviations	Description				
I	Standard input-only pin. Digital levels.				
0	Output. Digital levels.				
I/O	I/O is a bidirectional input/output signal.				
Al	Input. Analog levels.				
AO	Output. Analog levels.				
AI/O	Input or Output. Analog levels.				
PWR	Power				
GND	Ground				
MCL	Must be connected to Low (JEDEC Standard)				
MCH	Must be connected to High (JEDEC Standard)				
NU	Not Usable (JEDEC Standard)				
NC	Not Connected (JEDEC Standard)				

Table 3 Abbreviations for Buffer Type

Abbreviations	Description					
Z	High impedance					
PU1	Pull up, 10 kΩ					
PD1	Pull down, 10 kΩ					
PD2	Pull down, 20 kΩ					
TS	Tristate capability: The corresponding pin has 3 operational states: Low, high and high-impedance.					
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR. An external pull-up is required to sustain the inactive state until another agent drives it, and must be provided by the central resource.					
OC	Open Collector					
PP	Push-Pull. The corresponding pin has 2 operational states: Active-low and active-high (identical to output with no type attribute).					
OD/PP Open-Drain or Push-Pull. The corresponding pin can be configured either as an output the OD attribute or as an output with the PP attribute.						
ST	Schmitt-Trigger characteristics					
TTL	TTL characteristics					



2.3 Pin Descriptions

ADM6992 pins are categorized into one of the following groups:

- Port 0/1 Twisted Pair Interface, 8 pins
- Port 2 (MII/RMII/GPSI) Interface, 17 pins
- Port 1 Alternative MII Port Interface, 17 pins
- · LED Interface, 12 pins
- · EEPROM Interface, 4 pins
- · Configuration Interface, 28 pins
- Ground/Power Interface, 27 pins
- Miscellaneous, 14 pins

Note: If not specified, all signals default to digital signals.

Table 4 Port 0/1 Twisted Pair Interface (8 Pins)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
40	TXP_0	AO		Twisted Pair Transmit
50	TXP_1	AO		Output Positive.
41	TXN_0	AO		Twisted Pair Transmit
49	TXN_1	AO		Output Negative.
43	RXP_0	Al		Twisted Pair Receive
47	RXP_1	Al		Input Positive.
44	RXN_0	Al		Twisted Pair Receive
46	RXN_1	Al		Input Negative.

Table 5 Port 2 (MII/RMII/GPSI) Interface, 17 pins

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
87	P2TXD0	I/O	TTL 8mA PD	Port 2 MII Transmit Data bit 0 Synchronous to the rising edge of TXCLK.
	FXMODE0			FXMODE0 During power on reset, value will be latched by ADM6992 at the rising edge of RESETL as bit 0 of FXMODE.
86	P2TXD1	I/O	TTL 8mA	Port 2 MII Transmit Data bit 1 Synchronous to the rising edge of TXCLK.
	FXMODE1		PD	FXMODE1 During power on reset, value will be latched by ADM6992 at the rising edge of RESETL as bit 1 of FXMODE. FXMODE [1:0] Interface 00 _B , Both Port0 & Port1 are TP port 01 _B , Port0 is TP port and Port1 is FX port 10 _B , Port0 is TP port and Port1 is FX port (converter mode) 11 _B , Both Port0 & Port1 are FX port



Table 5 Port 2 (MII/RMII/GPSI) Interface, 17 pins (cont'd)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
85	P2TXD2	I/O	TTL 8mA PD	Port 2 MII Transmit Data bit 2 Synchronous to the rising edge of TXCLK.
	P2BUSMD0			P2BUSMD0 During power on reset, value will be latched by ADM6992 at the rising edge of RESETL as P2BUSMD0.
84	P2TXD3	I/O	8mA	Port 2 MII Transmit Data bit 3
	P2BUSMD1		PD	P2BUSMD1 During power on reset, value will be latched by ADM6992 at the rising edge of RESETL as P2BUSMD1. BUSMD[1:0] Interface 00 _B , MII(Default) 01 _B , RMII 10 _B , GPSI
88	P2TXEN	I/O	8mA	Port 2 MII Transmit Enable
			PD	Synchronous to the rising edge of TXCLK.
	DISBP			DISBP. Disable Back Pressure 0 _B , Enable back-pressure(Default) 1 _B , Disable back-pressure
108	P2RXD_3	I	TTL	Port 2 MII Receive Data bit 3 ~ 0
107	P2RXD_2		PD	
106	P2RXD_1			
105	P2RXD_0			
104	P2RXDV	I	TTL PD	Port 2 MII Receive Data Valid.
93	P2COL	I	TTL PD	Port 2 MII Collision input
92	P2CRS	1	TTL PD	Port 2 MII Carrier Sense
103	P2RXCLK	I	TTL PD	Port 2 MII Receive Clock Input
90	P2TXCLK	I	TTL PD	Port 2 MII Transmit clock Input
96	P2LINKF	1	TTL PU	P2LINKF This pin will be used to input the Link Status of Port2. 1 _B , Fail
95	P2SPDTEN	I	TTL PD	P2SPDTEN This pin will be used as Port 2 Speed Status input. 1 _B , 10M
94	P2DPHALF	I	TTL PD	P2DPHALF This pin will be used as Port 2 Duplex Status input. 1 _B , Half duplex



Table 6 Port 1 Alternative MII Port Interface, 17 pins

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
56	P1TXD0 /CHIPID_0	I/O	TTL 8mA PD	Port 1 MII Transmit Data bit 0/Chip ID Bit 0 During power on reset, value will be latched by ADM6992 at the rising edge of RESETL as CHIPID_1. This pin will become P1RXD0 if P1BUSMD[1:0] is 11. Synchronous to the rising edge of TXCLK.
55	P1TXD1 /CHIPID_1	I/O	TTL 8mA PD	Port 1 MII Transmit Data bit 1/Chip ID Bit 1 During power on reset, value will be latched by ADM6992 at the rising edge of RESETL as CHIPID_1. This pin will become P1RXD1 if P1BUSMD[1:0] is 11. Synchronous to the rising edge of TXCLK.
54	P1TXD2 /P1BUSMD0	I/O	TTL 8mA PU	Port 1 MII Transmit Data bit 2/ Port 1 Bus Mode bit 0 During power on reset, value will be latched by ADM6992 at the rising edge of RESETL as P1BUSMD0. This pin will become P1RXD2 if P1BUSMD[1:0] is 11. Synchronous to the rising edge of TXCLK. P1BUSMD[1:0] Interface 00 _B , MII (Power Down TX Phy) 01 _B , RMII (Power Down TX Phy) 10 _B , GPSI (Power Down TX Phy) 11 _B , TP/FX(Default)
53	P1TXD3 /P1BUSMD1	I/O	TTL 8mA PU	Port 1 MII Transmit Data bit 3/ Port 1 Bus Mode bit 1 During power on reset, value will be latched by ADM6992 at the rising edge of RESETL as P1BUSMD1. This pin will become P1RXD3 if P1BUSMD[1:0] is 11. Synchronous to the rising edge of TXCLK. P1BUSMD[1:0] Interface 00 _B , MII (Power Down TX Phy) 01 _B , RMII (Power Down TX Phy) 10 _B , GPSI (Power Down TX Phy) 11 _B , TP/FX(Default)
59	P1TXEN	0	TTL 8mA PD	Port 1 MII Transmit Enable This pin will become P1RXDV if P1BUSMD[1:0] is 11. Synchronous to the rising edge of TXCLK.
83	P1RXD_3	I	TTL	Port 1 MII Receive Data bit 3 ~ 0
82	P1RXD_2		PD	These pins will become P1TXD[3:0] if P1BUSMD[1:0] is
81	P1RXD_1			11.
80	P1RXD_0			
60	P1RXDV	I	TTL PD	Port 1 MII Receive Data Valid This pin will become P1TXEN if P1BUSMD[1:0] is 11.
111	P1COL	I	TTL PD	Port 1 MII Collision input This pin will become P1COL if P1BUSMD[1:0] is 11 and becomes an output pin.



Table 6 Port 1 Alternative MII Port Interface, 17 pins (cont'd)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
112	P1CRS	I	TTL PD	Port 1 MII Carrier Sense This pin will become P1CRS if P1BUSMD[1:0] is 11 and becomes an output pin.
61	P1RXCLK	I	TTL PD	Port 1 MII Receive Clock Input This pin will become P1CRS if P1BUSMD[1:0] is 11 and becomes an output pin.
58	P1TXCLK	I	TTL PD	Port 1 MII Transmit clock Input This pin will become P1CRS if P1BUSMD[1:0] is 11 and becomes an output pin.
117	P1LINKF	I	TTL PU	Port 1 Link Fail Status This pin will be used to input the Link Status of Port1 if Port1 is not connected to internal PHY. 1 _B , Fail
120	P1SPDTEN	I	TTL PD	Port 1 Speed Status This pin will be used as Port 1 Speed Status input if Port1 is not connected to internal PHY. 1 _B , 10M
121	P1DPHALF	I	TTL PD	Port 1 Duplex Status This pin will be used as Port 1 Duplex Status input if Port1 is not connected to internal PHY. 1 _B , Half duplex

Table 7 LED Interface (12 Pins)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
113	LNKACT_0	I/O	TTL PD 8mA	PORT0 Link & Active LED/Link LED. If LEDMODE_0 is 1, this pin indicates both link status and RX/TX activity. When link status is LINK_UP, LNKACT_0 will be turned on. While PORT0 is receiving/transmitting data, LNKACT_0 will be off for 100ms and then on for 100ms. If LEDMODE_0 is 0, this pin only indicates RX/TX activity.
	LED_DATA_0			
	LEDMODE_0			LED mode for LINK/ACT LED of PORT0. During power on reset, value will be latched by ADM6992 at the rising edge of RESETL as LEDMODE_0.



Table 7 LED Interface (12 Pins) (cont'd)

i able i	LED IIILEITACE	(12 F1113)	(cont u)						
Pin or Ball No.	Name	Pin Type	Buffer Type	Function					
114	LNKACT_1 LED_DATA_1 LEDMODE_1	I/O	TTL PD 8mA	PORT1 Link & Active LED/Link LED. If LEDMODE_2 is 1, this pin indicates both link status and RX/TX activity. When link status is LINK_UP, LNKACT_1 will be turned on. While PORT1 is receiving/transmitting data, LNKACT_1 will be off for 100ms and then on for 100ms. If LEDMODE_2 is 0, this pin only indicates RX/TX activity. LED mode DUPLEX/COL LED of PORT0 & PORT1. During power on reset, value will be latched by ADM6992 at the rising edge of RESETL as LEDMODE_1. If LEDMODE_1 is 1, DUPCOL[1:0] will display both duplex condition and collision status.					
30	LEDMODE_2	I	TTL PD	If LEDMODE_1 is 0, only collision status will be displayed. LED Mode for LINK/ACT LED of PORT1 0 _B , ACT 1 _B , LINK/ACT					
124	DUPCOL_0	I/O	TTL PD 8mA	PORT0 Duplex LED If LEDMODE_1 is 1, this pin indicates both duplex condition and collision status. When FULL_DUPLEX, this pin will be turned on for PORT0. When HALF_DUPLEX and no collision occurs, this pin will be turned off. When HALF_DUPLEX and a collision occurs, this pin will be off for 100ms and then on for 100ms. If LEDMODE_1 is 0, this pin indicates collision status. When in HALF_DUPLEX and a collision occurs, this pin will be off for 100ms and turn on for 100ms.					
	LED_COL_0			Port0 Collision LED					
	DIS_LEARN			Disable Address Learning. During power on reset, value will be latched by ADM6992 at the rising edge of RESETL as DIS_LEARN. If DIS_LEARN is 1, MAC address learning will be disabled.					
125	DUPCOL_1 /LED_COL_1	I/O	TTL PU 8mA	PORT1 Duplex/Collision LED If LEDMODE_1 is 1, this pin indicates both duplex condition and collision status. When FULL_DUPLEX, this pin will be turned on for PORT1. When HALF_DUPLEX and no collision occurs, this pin will be turned off. When HALF_DUPLEX and a collision occurs, this pin will be off for 100ms and then on for 100ms. If LEDMODE_1 is 0, this pin indicates collision status. When HALF_DUPLEX and a collision occurs, this pin will be off for 100ms and turn on for 100ms					



Table 7 LED Interface (12 Pins) (cont'd)

Pin or Ball No.	Name	Pin Type							
122	LDSPD_0	I/O	TTL PU 8mA	PORT0 Speed LED Used to indicate speed status of PORT0. When operating in 100Mbps this pin is turned on, and when operating in 10Mbps this pin is off.					
	RDNT_EN			Enable Redundant Capability During power on reset, value will be latched by ADM6992 at the rising edge of RESETL as RDNT_EN. If RDNT_EN is 0, "REDUNDANT" capability will be disabled. For TS1000 application this pin should have a value of 0					
123	LDSPD_1	I/O	TTL PU 8mA	PORT1 Speed LED Used to indicate speed status of PORT1. When operating in 100Mbps this pin is turned on, and when operating in 10Mbps this pin is off.					
	LED_FIBER_SD			LED_FIBER_SD. Used to indicate signal status of PORT1 when ADM6992 is operating in converter mode.					
	SNP_EN			Enable Snooping Mode During power on reset, value will be latched by ADM6992 at the rising edge of RESETL as SNP_EN. If SNP_EN is 0, "SNOOPING" capability will be disabled					
1	LED_LINK_1	0	TTL 8mA	PORT1 Link LED This pin indicates link status. When Port1 link status is LINK_UP, this pin will be turned on.					
128	LED_LINK_0	0	TTL 8mA	PORT0 Link LED This pin indicates link status. When Port0 link status is LINK_UP, this pin will be turned on.					
3	LED_FULL_1	0	TTL 8mA	PORT1 Full Duplex LED This pin indicates current duplex condition of PORT1. When FULL_DUPLEX, this pin will be turned on. When HALF_DUPLEX this pin will be turned off.					
2	LED_FULL_0	0	TTL 8mA	PORT0 Full Duplex LED This pin indicates current duplex condition of PORT0. When FULL_DUPLEX, this pin will be turned on. When HALF_DUPLEX this pin will be turned off.					
4	LED_LPBK	0	TTL 8mA	Loop Back Test LED While performing loop back test this pin is turned on.					



Table 8 EEPROM Interface (4 Pins)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
7	EEDO	I	TTL	EEPROM Data Output
			PU	Serial data input from EEPROM. This pin is internal pull-up.
12	EECS	I/O	PD	EEPROM Chip Select
			4mA	This pin is active high chip enabled for EEPROM. When RESETL
				is low, it will be tristate.
11	EECK	I/O	TTL	Serial Clock
			PU	This pin is the EEPROM clock source. When RESETL is low, it will
			4mA	be tristate. This pin is internal pull-up.
8	EEDI	I/O	TTL	EEPROM Serial Data Input
			PU	This pin is the output for serial data transfer. When RESETL is
			4mA	low, it will be tristate.

Table 9 Configuration Interface (28 Pins)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function	
16	P0_ANDIS	I	TTL PD	P _B F, Full B H, Half Recommend 10M for PORT0 P _B 100, 100M B 10, 10M Flow Control Disable for PORT0 P _B E, Enable D, Disable Auto-Negotiation Disable for PORT1 P _B E, Enable D, Disable Recommend Half Duplex Communication for PORT1 P _B F, Full D _B H, Half	
17	P0_RECHALF	I	TTL PD	B .	
18	P0_REC10	I	TTL PD	B .	
19	P0_FCDIS	I	TTL PD	, b	
22	P1_ANDIS	I	TTL PD	B	
23	P1_RECHALF	I	TTL PD	В ,	
24	P1_REC10	I	TTL PD	Recommend 10M for PORT1 0 _B 100, 100M 1 _B 10, 10M	
25	P1_FCDIS	I	TTL PD	Flow Control Disable for PORT1 0 _B E, Enable 1 _B D, Disable	
63	P2_FCDIS	I	TTL PD	Flow Control Disable for PORT2 0 _B E, Enable 1 _B D, Disable	



Table 9 Configuration Interface (28 Pins) (cont'd)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
67	XOVEN	I	TTL PU	Auto-MDIX Enable. 0 _B D, Disable 1 _B E, Enable
68	P0_MDI	1	TTL PU	MDI/MDIX Control for PORT0 This setting will be ignore if enable Auto-MDIX. 0 _B MDIX, MDIX 1 _B MDI, MDI
20	FTPR_MODE_1	I	TTL	Fault Propagation Mode
21	FTPR_MODE_0		PD	 00_B , Reserved 01_B , FX fail -> UTP fail, UTP fail -> FX transmit FEFI 10_B , Reserved 11_B , Disable
99	LPBK_P0	I	TTL PD	Enable Loop Back Test for Port0 0 _B D, Disable 1 _B E, Enable
98	LPBK_P1	I	TTL PD	Enable Loop Back Test for Port1 0 _B D, Disable 1 _B E, Enable
97	LPBK_P2	I	TTL PD	Enable Loop Back Test for Port2 0 _B D, Disable 1 _B E, Enable
101	CHIP_DIS	1	TTL PD	Chip Disable 0 _B E, Enable 1 _B D, Disable
100	CAS_DIS	I	TTL 4mA	Disable Cascaded Chip 0 _B E, Enable 1 _B D, Disable
102	LPT_DIS	I	TTL PD	Link Pass Through Disable 0 _B E, Enable 1 _B D, Disable
29	BYPASS_PAUS E	I	TTL PD	Bypass frame which Des. Address is reserved MAC address 0_B D, Disable 1_B E, Enable

Table 10 Ground/Power Interface (27 Pins)

1 4510 1	Table 10 Clouded the microscopy							
Pin or Ball No.	Name	Pin Type	Buffer Type	Function				
42, 48	GNDA	GND, A		Ground Used by AD receiver/transmitter block.				
39, 51	VCCA2	PWR, A		2.5 V used for AD block				
45	VCCAD	PWR, A		3.3 V used for TX line driver				



Table 10 Ground/Power Interface (27 Pins) (cont'd)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
36	GNDBIAS	GND, A		Ground used by digital substrate Used by digital substrate
38	VCCBIAS	PWR, A		3.3 V used for bios block
33	GNDPLL	GND, A		Ground used by PLL
32	VCCPLL	PWR, A		2.5 V used for PLL
13, 52, 64, 89, 109, 110	GNDIK	GND, D		Ground used by digital core and pre-driver
9, 10, 57, 91, 115, 116	VCCIK	PWR, D		1.8 V used for digital core and pre-driver
77, 118, 119	GNDO	GND, D		Ground used by digital pad
79, 126, 127	VCC3O	PWR, D		3.3 V used for digital pad.

Table 11 Miscellaneous (14 Pins)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
6	INT	0	TTL OD 4mA	Interrupt This pin will be used to interrupt external management device.
15	SDIO	I/O	TTL 8mA PU	Serial Management Data This pin is in-out to PHY. When RESETL is low, this pin will be tri-state.
14	SDC	I	TTL 8mA PU	Serial Management Data Clock
78	CKO25M	0	TTL 8mA	10M Clock Output For 1M8 port configuration, 50M output for DSHUB slave and 25M Clock Output for others.
34	CONTROL	AO		FET Control Signal The pin is used to control FET for 3.3 V to 2.5 V regulator.
37	RTX	Α		TX Resistor
35	VREF	Α		Analog Reference Voltage
26	RC	I	TTL ST	RC Input for Power On Reset ADM6992 sample pin RC as RESETL with the clock input from pin XI.



Table 11 Miscellaneous (14 Pins) (cont'd)

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
27	XI	Al		25M Crystal Input 25M Crystal Input. Variation is limited to +/- 50ppm.
28	XO	AO		25M Crystal Output When connected to oscillator, this pin should left unconnected.
5, 31, 62, 65, 66, 69, 70, 71, 72, 73, 74, 75, 76	NC			No Connection



3 Function Description

The ADM6992 integrates a two 100Base-X physical layer device (PHY), two complete 10BaseT modules, a three-port 10/100 switch controller and memory into a single chip for both 10Mbps and 100 Mbps Ethernet switch operations. It also supports 100Base-FX operations through external fiber-optic transceivers. The device is capable of operating in either Full-Duplex or Half-Duplex mode in both 10 Mbps and 100 Mbps operations. Operation modes can be selected by hardware configuration pins, software settings of management registers, or determined by the on-chip auto negotiation logic.

The ADM6992 consists of four major blocks:

- 10/100M PHY Block
- Switch Controller Block
- Built-in 6Kx64 SSRAM

3.1 10/100M PHY Block

The 100Base-X section of the device implements the following functional blocks:

- 100Base-X physical coding sub-layer (PCS)
- 100Base-X physical medium attachment (PMA)
- 100Base-X physical medium dependent (PMD)

The 10Base-T section of the device implements the following functional blocks:

- 10Base-T physical layer signaling (PLS)
- 10Base-T physical medium attachment (PMA)

The 100Base-X and 10Base-T sections share the following functional blocks:

- Clock synthesizer module
- · MII Registers
- IEEE 802.3u auto negotiation

The interfaces used for the communication between the PHY block and switch core is a MII interface.

An Auto MDIX function is supported. This function can be Enabled/Disabled using the hardware pin. A digital approach for the integrated PHY of the ADM6992 has been adopted.

Data Sheet 22 Rev 1.11, 2005-09-12



3.2 Auto Negotiation and Speed Configuration

3.2.1 Auto Negotiation

The Auto Negotiation function provides a mechanism for exchanging configuration information between two ends of a link segment and automatically selecting the highest performance mode of operations supported by both devices. Fast Link Pulse (FLP) Bursts provide the signaling used to communicate auto negotiation abilities between two devices at each end of a link segment. For further detail regarding auto negotiation, refer to Clause 28 of the IEEE 802.3u specification. The ADM6992 supports four different Ethernet protocols, so the inclusion of auto negotiation ensures that the highest performance protocol will be selected based on the ability of the link partner.

The auto negotiation function within the ADM6992 can be controlled either by internal register access or by the use of configuration pins. If disabled, auto negotiation will not occur until software enables bit 12 in MII Register 0. If auto negotiation is enabled, the negotiation process will commence immediately.

When auto negotiation is enabled, the ADM6992 transmits the abilities programmed into the auto negotiation advertisement register at address $04_{\rm H}$ via FLP bursts. Any combination of 10 Mbps, 100 Mbps, half duplex, and full duplex modes may be selected. Auto negotiation controls the exchange of configuration information. Upon successfully auto negotiating, the abilities reported by the link partner are stored in the auto negotiation link partner ability register at address $05_{\rm H}$.

The contents of the "auto negotiation link partner ability register" are used to automatically configure the highest performance protocol between the local and far-end nodes. Software can determine which mode has been configured by auto negotiation, by comparing the contents of register $04_{\rm H}$ and $05_{\rm H}$ and then selecting the technology whose bit is set in both registers of highest priority relative to the following list:

- 1. 100Base-TX full duplex (highest priority)
- 2. 100Base-TX half duplex
- 3. 10Base-T full duplex
- 4. 10Base-T half duplex (lowest priority)

The basic mode control register at address 0_H controls the enabling, disabling and restarting of the auto negotiation function. When auto negotiation is disabled, the speed selection bit (bit 13) controls switching between 10 Mbps or 100 Mbps operation, while the duplex mode bit (bit 8) controls switching between full duplex operation and half duplex operation. The speed selection and duplex mode bits have no effect on the mode of operations when the auto negotiation enable bit (bit 12) is set.

The basic mode status register at address 1_H indicates the set of available abilities for technology types (bit 15 to bit 11), auto negotiation ability (bit 3), and extended register capability (bit 0). These bits are hardwired to indicate the full functionality of the ADM6992. The BMSR also provides status on:

- Whether auto negotiation is complete (bit 5)
- Whether the Link Partner is advertising that a remote fault has occurred (bit 4)
- Whether a valid link has been established (bit 2)

The auto negotiation advertisement register at address 4_H indicates the auto negotiation abilities to be advertised by the ADM6992. All available abilities are transmitted by default, but writing to this register or configuring external pins can suppress any ability.

The auto negotiation link partner ability register at address 05_H indicates the abilities of the Link Partner as indicated by auto negotiation communication. The contents of this register are considered valid when the auto negotiation complete bit (bit 5, register address 1_H) is set.

3.2.2 Speed Configuration

The twelve sets of four pins listed in Table 12 configure the speed capability of each channel of the ADM6992. The logic states of these pins are latched into the advertisement register (register address 4_H) for auto negotiation



purpose. These pins are also used for evaluating the default value in the base mode control register (register 0_H) according to **Table 12**.

In order to make these pins with the same Read/Write priority as software, they should be programmed to 11111111_B in case a user wishes to update the advertisement register through software.

Table 12 Speed Configuration

Table 12	Speed	Comigui	ation											
Advertis	Advertis		Auto	Speed	Duplex (Pin &	Auto Negot						allel		ect
e all	e single	Idetect	Negoti-	(Pin &							Capability			
capabilit	capabili	follow	ation	EEPROM	EEPROM	iation	10	10	10	10	10	10	10	10
У	ty	IEEE std.	(Pin & EEPROM)))		0F	0H	F	Н	0F	0H	F	Н
1	0	0	1	X	X	1	1	1	1	1	1	0	1	0
1	0	1	1	X	X	1	1	1	1	1	0	1	0	1
1	1	0	1	Х	X	1	1	0	0	0	1	0	0	0
1	1	1	1	X	X	1	1	0	0	0	0	1	0	0
0	0	0	1	1	1	1	1	1	1	1	1	0	1	0
0	0	1	1	1	1	1	1	1	1	1	0	1	0	1
0	1	0	1	1	1	1	1	0	0	0	1	0	0	0
0	1	1	1	1	1	1	1	0	0	0	0	1	0	0
0	0	X	1	1	0	1	0	1	0	1	0	1	0	1
0	1	X	1	1	0	1	0	1	0	0	0	1	0	0
0	0	0	1	0	1	1	0	0	1	1	0	0	1	0
0	0	1	1	0	1	1	0	0	1	1	0	0	0	1
0	1	0	1	0	1	1	0	0	1	0	0	0	1	0
0	1	1	1	0	1	1	0	0	1	0	0	0	0	1
0	X	X	1	0	0	1	0	0	0	1	0	0	0	1
X	Χ	X	0	1	1	0	1	_	_	_	—	—	—	
X	X	X	0	1	0	0	_	1	_	_	_	_	_	_
X	X	X	0	0	1	0	_	_	1	_	_	_	_	_
X	Х	X	0	0	0	0	_	_	_	1	_	_	_	_

3.3 Switch Functional Description

The ADM6992 uses a "store & forward" switching approach for the following reasons:

Store & forward switches allow switching between different speed media (e.g. 10BaseX and 100BaseX). Such switches require the large elastic buffer especially bridging between a server on a 100Mbps network and clients on a 10Mbps segment.

Store & forward switches improve overall network performance by acting as a "network cache." Store & forward switches prevent the forwarding of corrupted packets by the frame check sequence (FCS) before forwarding to the destination port.

3.3.1 Basic Operation

The ADM6992 receives incoming packets from one of its ports, searches in the Address Table for the Destination MAC Address and then forwards the packet to the other port within the same VLAN group, if appropriate. If the destination address is not found in the address table, the ADM6992 treats the packet as a broadcast packet and forwards the packet to the other ports which in the same VLAN group.



The ADM6992 automatically learns the port number of attached network devices by examining the Source MAC Address of all incoming packets at wire speed. If the Source Address is not found in the Address Table, the device adds it to the table.

3.3.2 Address Learning

The ADM6992 uses a hash algorithm to learn the MAC address and can learn up to 2K MAC addresses. Address is stored in the Address Table. The ADM6992 searches for the Source Address (SA) of an incoming packet in the Address Table and acts as below:

If the SA was not found in the Address Table (a new address), the ADM6992 waits until the end of the packet (non-error packet) and updates the Address Table. If the SA was found in the Address Table, then aging value of each corresponding entry will be reset to 0.

When the DA is PAUSE command, then the learning process will be disabled automatically by ADM6992.

3.3.3 Address Recognition and Packet Forwarding

The ADM6992 forwards the incoming packets between bridged ports according to the Destination Address (DA) as below. All the packet forwarding will check VLAN first. Forwarding port must same VLAN with source port.

- 1. If the DA is a UNICAST address and the address was found in the Address Table, the ADM6992 will check the port number and act as follows:
 - a) If the port number is equal to the port on which the packet was received, the packet is discarded.
 - b) If the port number is different from the port on which the packet was received, the packet is forwarded across the bridge.
- 2. If the DA is a UNICAST address and the address was not found, the ADM6992 treats it as a multicast packet and forwards it across the bridge.
- 3. If the DA is a Multicast address, the packet is forwarded across the bridge.
- 4. If the DA is PAUSE Command (01-80-C2-00-00-01), then this packet will be dropped by the ADM6992. The ADM6992 can issue and learn PAUSE commands.
- 5. The ADM6992 will forward by default or filter out the packet with DA of (01-80-C2-00-00-00), discard the packet with DA of (01-80-C2-00-00-01), filter out the packet with DA of (01-80-C2-00-00-02 \sim 01-80-C2-00-00-0F), and forward the packet with DA of (01-80-C2-00-00-10 \sim 01-80-C2-00-00-FF) decided by EEPROM Reg.7_H.

3.3.4 Address Aging

Address aging is supported for topology changes such as an address moving from one port to the other. When this happens and ADM6992's internal timer (300 seconds) count down, the address will be "aged out" (removed) from the address table. Aging function can enabled/disabled by the user. Normally, disabling the aging function is for security purposes.

3.3.5 Buffers and Queues

The ADM6992 incorporates transmitted queues and receiving buffer area for the three ETHERNET ports. The receiving buffers as well as the transmitted queues are located within the ADM6992 along with the switch fabric. The buffers are divided into 192 blocks of 256 bytes each. The queues of each port are managed according to each port's read/write pointer.

3.3.6 Back off Algorithm

The ADM6992 implements the truncated exponential back off algorithm compliant to the 802.3 CSMA-CD standard. The ADM6992 will restart the back off algorithm by choosing 0-9 collision counts. The ADM6992 resets the collision counter after 16 consecutive retransmit trials.

Data Sheet 25 Rev 1.11, 2005-09-12



3.3.7 Inter-Packet Gap (IPG)

IPG is the idle time between any two successive packets from the same port. The typical number is 96 bits time. The value is $9.6\mu s$ for 10Mbps ETHERNET, 960ns for 100Mbps fast ETHERNET, and 96ns for 1000M. The ADM6992 provides an option of 92 bit-time gaps in the EEPROM to prevent packet loss when Flow Control is turned off and the clock P.P.M. value differs.

3.3.8 Illegal Frames

The ADM6992 will discard all illegal frames such as runt packets (less than 64 bytes), oversize packets (greater than 1518 or 1522 bytes) and bad CRC. Dribbling packing with good CRC value will accept by ADM6992. In case of bypass mode enabled, ADM6992 will support tagged packets up to 1522bytes and untagged packets up to 1518bytes. In case of non-bypass mode, ADM6992 will support tagged packets up to 1522bytes and untagged packets up to 1518bytes.

3.3.9 Half Duplex Flow Control

A Back Pressure function is supported for half-duplex operation. When the ADM6992 cannot allocate a received buffer for an incoming packet (buffer full), the device will transmit a jam pattern on the port, thus forcing a collision. Back Pressure is disabled by DISBP which is set during RESETL assertion. A proprietary algorithm is implemented inside the ADM6992 to prevent the back pressure function causing HUB partition under a heavy traffic environment and reduce the packet lost rate to increase the whole system performance.

3.3.10 Full Duplex Flow Control

When a full duplex port runs out of its received buffer space, a PAUSE packet command will be issued by the ADM6992 to notify the packet sender to pause transmission. This frame based flow control is totally compliant to IEEE 802.3x. The ADM6992 can issue or receive pause packets.

3.3.11 Broadcast Storm Filter

If Broadcast Storming filter is enable, the broadcast packets over the rising threshold within 50 ms will be discarded by the threshold setting. See EEPROM Reg.5_H.

Broadcast storm mode after initial:

Time interval: 50 ms

The max. packet number = 7490 in 100Base and 749 in 10Base

Table 13 Port Rising/Falling Threshold

Per Port Rising Threshold									
	00	01	10	11					
All 100TX	Disable	10%	20%	40%					
Not All 100TX	Disable	1%	2%	4%					

Per Port Falling Threshold				
	00	01	10	11
All 100TX	Disable	5%	10%	20%
Not All 100TX	Disable	0.5%	1%	2%



Table 14 Drop Scheme for each queue

Drop Scheme for each queue				
Discard Mode	00	01	10	11
Utilization				
00	0%	0%	0%	0%
01	0%	0%	25%	50%
11	0%	25%	50%	75%

3.3.12 Auto TP MDIX function

The normal application in which a Switch connects to a NIC card is by a one-to-one TP cable. If the Switch connects to other devices such as another Switch, it can be done by two ways. The first is to use a Cross Over TP cable and the second way is to use an extra RJ45 connector by internally crossing over the TX+- and RX+- signals. By using the second way, customers can use a one-to-one cable to connect two Switch devices. All these efforts need extra cost and are not a good solution. The ADM6992 provides an Auto MDIX function, which adjusts the TXP/TXN and RXP/RXN automatically on the correct pins. Users can use one-to-one cabling between the ADM6992 and other devices either switches or NICs.

3.4 Converter Functional Description

3.4.1 Fault Propagation

The ADM6992 Media Converter incorporates a Fault Propagation feature, which allows indirect sensing of a Fiber Link Loss via the 10/100Base-TX UTP connection. Whenever the ADM6992 Media Converter detects a Link Loss condition on the Receive fiber (Fiber LNK OFF), it disables its UTP link pulse so that a Link Loss condition will be sensed on the UTP port to which the ADM6992 Media Converter is connected. This link loss can then be sensed and reported by a Network Management agent in the remote UTP port's host equipment. This feature will affect the ADM6992 UTP LNK LED.

The ADM6992 Media Converter also incorporates a Far End Fault feature, which allows the stations on both ends of a pair of fibers to be informed when there is a problem with one of the fibers. Without Far End Fault, it is impossible for a fiber interface to detect a problem that affects only its Transmit fiber.

When Far End Fault is supported and enabled, a loss of received signal (link) will cause the transmitter to generate a Far End Fault pattern in order to inform the device at the far end of the fiber pair that a fault has occurred. Unless Fiber Link Loss occurs or if the UTP port link fails, the ADM6992 Media Converter will also generate a Far End Fault pattern in order to inform the device at the far end of the fiber pair that a fault has occurred.

3.4.2 Redundant Link

The ADM6992 Media Converter incorporates a Redundant Link feature, which allows designing a cost-effective Redundant TX FX Media Converter to provide more reliable fiber link.

At converter mode (FXMODE[1:0]=10 and RDNT_EN=1), pin CAS_DIS of primary ADM6992 connects to pin CHIP_DIS of secondary ADM6992.

- While FX port works well, pin CAS_DIS will output 1_B to disable 2nd ADM6992.
- While FX fiber link loss or remote fault detection happened, pin CAS_DIS will output 0_B to enable 2nd ADM6992.
- While ADM6992 is disabled, TX port will become Hi-Z state.



3.4.3 Loop-Back Mode

The ADM6992 Media Converter incorporates a Loop-Back mode, which allows users or ISP to diagnose the local or remote the network equipment. The loop-back is used to check the operation of the switch and ensure the device's connection on the media side.

- While LPBK_P0=1, the received data from Port 1/Port 2 will be routed through the receiving path back to the transmitting path on Port 0 MII interface (between the switch core and the embedded port 0 PHY).
- While LPBK_P1=1, the received data from Port 0/Port 2 will be routed through the receiving path back to the transmitting path on Port 1 MII interface (between the switch core and the embedded port 1 PHY).
- While LPBK_P2=1, the received data from Port 0/Port 1 will be routed through the receiving path back to the transmitting path on Port 2 MII interface.

Note: The address learning, packet filter, CRC check, length check and loop-back function are not performed in snooping mode.

3.4.4 Snooping Mode

The ADM6992 Media Converter incorporates a Snooping mode, which allows packets perform cut-through between TX<--> FX while both TX and FX port operate on 100M Full mode. On snooping mode, the packets will not enter the switch core to perform store and forward mechanism.

- While SNP_EN=1, the ADM6992 TX<--->FX Media Converter will act TX<--->FX bridge while both TX and FX port operate on 100M mode.
- While SNP_EN=0, the ADM6992 TX<--->FX Media Converter will force all packets enter the switch core to perform the store and forward mechanism.

3.4.5 Fiber_SD LED

The ADM6992 Media Converter provides a Fiber_SD LED on original LDSPD_1 pin. Fiber_SD is used to indicate the signal status of a fiber port.

3.5 Serial Management Interface (SMI) Register Access

The SMI consists of two pins, management data clock (SDC) and management data input/output (SDIO). The ADM6992 is designed to support an SDC frequency up to 25 MHz. The SDIO line is bi-directional and may be shared with other devices.

The SDIO pin requires a 1.5 $\rm K\Omega$ pull-up which, during idle and turn around periods, will pull SDIO to a logic "1" state. ADM6992 requires a single initialization sequence of 35 bits of preamble following power-up/hardware reset. The first 35 bits are preamble consisting of 35 contiguous logic "1" bits on SDIO and 35 corresponding cycles on SDC. Following preamble, the start-of-frame field is indicated by a <01> pattern. The next field signals the operation code (OP): <10> indicates read from management register operation, and <01> indicates write to management register operation. The next field is management register address. It is 10 bits wide and the most significant bit is transferred first.

Table 15 SMI Read/Write Command Format

Operation	Preamble	SFD	OP	CHIPID[1:0]	Unused	Register Address	TA	Data
Read	35"1"s	01	10	2 bits CHIPID	000	5 bits Address	Z0	32 bits Data Read
Write	35"1"s	01	01	2 bits CHIPID	000	5 bits Address	10	32 bits Data Write

Data Sheet 28 Rev 1.11, 2005-09-12



During Read operation, a 2-bit turn around (TA) time spacing between the register address field and data field is provided for the SDIO to avoid contention. Following the turnaround time, a 32-bit data stream is read from or written into the management registers of the ADM6992.




Figure 3 SMI Read Operation




Figure 4 SMI Write Operation

3.5.1 Preamble Suppression

The SMI of ADM6992 supports a preamble suppression mode. If the station management entity (i.e. MAC or other management controller) determines that all devices which connected to the same SDC/SDIO in the system support preamble suppression, then the station management entity needs not generate preamble for each management transaction. The ADM6992 requires a single initialization sequence of 35 bits of preamble following power-up/hardware reset. This requirement is generally met by pulling-up the resistor of SDIO. While the ADM6992 will respond to management accesses without preamble, a minimum of one idle bit between management transactions is required.

When ADM6992 detects that there is address match, then it will enable Read/Write capability for external access. When an address is mismatched, then ADM6992 will tri-state the SDIO pin.

3.5.2 Read EEPROM Register via SMI Register

The following 2 steps are for reading the data of EEPROM Register via SMI Interface.

Write the address of the desired EEPROM Register and READ command to SMI Register 04_H

CMD ADDRESS DATA

Read ADM6992 Internal EEPROM mapping Reg.1 $_{\rm H}$. Read SMI Register 04 $_{\rm H}$. The data of desired EEPROM Register will be in bit [15:0].

EX. <35"1"s><01><10><00000>00100><z0><<u>000</u> <u>0000000</u> <u>000000</u> <u>10000010000011111</u>>

CMD ADDRESS DATA

Get ADM6992 Internal EEPROM mapping Reg.1_H. value 820f.



3.5.3 Write EEPROM Register via SMI Register

To write data into desired EEPROM Register, write the address of the EEPROM Register.

EX. <35"1"s><01><01><00000><00100><10><<u>001</u> <u>0000000</u> <u>000001</u> <u>1000001000011111</u>>

CMD ADDRESS DATA

Write ADM6992 Internal EEPROM mapping Reg.1_H. with value 820f.

3.6 Reset Operation

The ADM6992 can be reset either by hardware or software. A hardware reset is accomplished by applying a negative pulse, with duration of at least 100 ms to the RC pin of the ADM6992 during normal operation to guarantee internal SSRAM is reset well.

Hardware reset operation samples the pins and initializes all registers to their default values. This process includes re-evaluation of all hardware configurable registers. A hardware reset affects all embedded PHYs in the device.

Software reset can reset all embedded PHY and it does not latch the external pins nor reset the registers to their respective default value. This can be achieved by writing FF to EEPROM Reg.3F_H.

Logic levels on several I/O pins are detected during a hardware reset to determine the initial functionality of ADM6992. Some of these pins are used as output ports after reset operation.

Care must be taken to ensure that the configuration setup will not interfere with normal operations. Dedicated configuration pins can be tied to VCC or Ground directly. Configuration pins multiplexed with logic level output functions should be either weakly pulled up or weakly pulled down through external resistors.

3.6.1 Write EEPROM Register via EEPROM Interface

To write data into desired EEPROM Register via EEPROM interface:

If external EEPROM 93C46 or 93C66 exists, any WRITE programming instructions after EWEN instruction be executed can be updated effectively on EEPROM content and ADM6992 internal mapping register on the same time.

If no external EEPROM exists, EECS/EECK/EEDI must be kept tri-state at least 100ms after hardware reset. Any WRITE programming instructions after EWEN instruction be executed can be updated effectively on ADM6992 internal mapping register. Please notice that ADM6992 can only identify 93C66-programming instructions if no external EEPROM.

Data Sheet 30 Rev 1.11, 2005-09-12



4 Registers Description

This chapter describes EEPROM Registers.

4.1 **EEPROM Registers**

Table 16 EEPROM Register Map

Register	Bit 15-8	Bit 7-0	Default Value		
00 _H	Signature	,	4154 _H		
01 _H	Port 0 Configuration	820F _H			
02 _H	Port 1 Configuration		820F _H		
03 _H	Port 2 Configuration		820F _H		
04 _H	TOS priority Map Low	VLAN priority Map Low	F0F0 _H		
05 _H	Miscellaneous Configuration 0		C0		
06 _H	Miscellaneous Configuration 1		82E8 _H		
07 _H	Miscellaneous Configuration 2		1480		
08 _H	Port 2 To Port Map	Port 1 To Port Port 0 To Port Map Map	777 _H		
)9 _H	Filter Control Register 1	Filter Control Register 0	0 _H		
0A _H	Filter Control Register 3	Filter Control Register 2	0 _H		
0B _H	Filter Control Register 5	Filter Control Register 4	0 _H		
0C _H	Filter Control Register 7	Filter Control Register 6	0 _H		
0D _H	Filter Control Register 9	Filter Control Register 8	0 _H		
0E _H	Filter Control Register 11	Filter Control Register 10	0 _H		
0F _H	Filter Control Register 13	Filter Control Register 12	0 _H		
10 _H	Filter Control Register 15	Filter Control Register 14	0 _H		
11 _H	Filter Type Register 0	0 _H			
12 _H	Filter Type Register 1	Filter Type Register 1			
13 _H	Filter Register 0		0 _H		
14 _H	Filter Register 1		0 _H		
15 _H	Filter Register 2		0 _H		
16 _H	Filter Register 3		0 _H		
17 _H	Filter Register 4		0 _H		
18 _H	Filter Register 5		0 _H		
19 _H	Filter Register 6		0 _H		
1A _H	Filter Register 7	Filter Register 7			
1B _H	Filter Register 8	0 _H			
1C _H	Filter Register 9	0 _H			
1D _H	Filter Register 10	0 _H			
1E _H	Filter Register 11	Filter Register 11			
1F _H	Filter Register 12		0 _H		
20 _H	Filter Register 13		0 _H		
21 _H	Filter Register 14		0 _H		



Table 16 EEPROM Register Map (cont'd)

Register	Bit 15-8 Bit 7-0		it 7-0	Default Value	
22 _H	Filter Register 15	0 _H			
23 _H	PVID and PCID MASK of Port	1 _H			
24 _H	PVID and PCID MASK of Port	0		0 _H	
25 _H	PVID and PCID MASK of Port	1		1 _H	
26 _H	PVID and PCID MASK of Port	1		0 _H	
27 _H	PVID and PCID MASK of Port	2		1 _H	
28 _H	PVID and PCID MASK of Port	2		0 _H	
29 _H	Tag Rule 0			F000 _H	
2A _H	Tag Rule 0			00FF _H	
2B _H	Tag Rule 1			F000 _H	
2C _H	Tag Rule 1	Tag Rule 1			
2D _H	Tag Rule 2	Tag Rule 2			
2E _H	Tag Rule 2			00FF _H	
2F _H	Tag Rule 3			F000 _H	
30 _H	Tag Rule 3	Tag Rule 3			
31 _H	Tag Rule 4			F000 _H	
32 _H	Tag Rule 4			00FF _H	
33 _H	Tag Rule 5			F000 _H	
34 _H	Tag Rule 5			00FF _H	
35 _H	Tag Rule 6			F000 _H	
36 _H	Tag Rule 6	Tag Rule 6			
37 _H	Tag Rule 7	F000 _H			
38 _H	Tag Rule 7	00FF _H			
39 _H	Miscellaneous Configuration 2	0000 _H			
3A _H	Vendor Code[15:0]	Vendor Code[15:0]			
3B _H	Model Number [7:0]	Ve	endor Code [23:16]	0000 _H	
3C _H	Vendor Code[23:8]	,		0000 _H	



4.2 **EEPROM Register Descriptions**

Table 17 Registers Address SpaceRegisters Address Space

Module	Base Address	End Address	Note
EEPROM	00 _H	3C _H	

Table 18 Registers Overview

Register Short Name	Register Long Name	Offset Address	Page Number
SR	Signature Register	00 _H	35
PCR_0	Port Configuration Register 0	01 _H	35
PCR_1	Port Configuration Register 1	02 _H	36
PCR_2	Port Configuration Register 2	03 _H	37
VLAN_TOS_PMR	VLAN(TOS) Priority Map Register	04 _H	38
MC_0	Miscellaneous Configuration 0	05 _H	39
MCR_1	Miscellaneous Configuration Register 1	06 _H	40
MCR_2	Miscellaneous Configuration Register 2	07 _H	41
PBVLAN_MR	Port Base VLAN port Map Register	08 _H	41
PCFC_1_0	Packet Filter Control Register 1 and 0	09 _H	43
TFTR_0	Filter Type Register 0	11 _H	44
TFTR_1	Filter Type Register 1	12 _H	44
FR_0	Filter Register 0	13 _H	45
FR_1	Filter Register 1	14 _H	45
FR_2	Filter Register 2	15 _H	45
FR_3	Filter Register 3	16 _H	45
FR_4	Filter Register 4	17 _H	45
FR_5	Filter Register 5	18 _H	45
FR_6	Filter Register 6	19 _H	45
FR_7	Filter Register 7	1A _H	45
FR_8	Filter Register 8	1B _H	45
FR_9	Filter Register 9	1C _H	46
FR_10	Filter Register 10	1D _H	46
FR_11	Filter Register 11	1E _H	46
FR_12	Filter Register 12	1F _H	46
FR_13	Filter Register 13	20 _H	46
FR_14	Filter Register 14	21 _H	46
FR_15	Filter Register 15	22 _H	46
PB_ID_0_0	Port Base VLAN ID and Mask 0 of Port 0	23 _H	47
PB_ID_1_0	Port Base VLAN ID and Mask 1 of Port 0	24 _H	47
PB_ID_0_1	Port Base VLAN ID and Mask 0 of Port 1	25 _H	48
PB_ID_1_1	Port Base VLAN ID and Mask 1 of Port 1	26 _H	48
PB_ID_0_2	Port Base VLAN ID and Mask 0 of Port 2	27 _H	49
PB_ID_1_2	Port Base VLAN ID and Mask 1 of Port 2	28 _H	49



 Table 18
 Registers Overview (cont'd)

Register Short Name	Register Long Name	Offset Address	Page Number
TPR_0_0	Tag Port Rule 0 Register 0	29 _H	50
TPR_1_0	Tag Port Rule 1 Register 0	2A _H	50
TPR_0_1	Tag Port Rule 0 Register 1	2B _H	50
TPR_1_1	Tag Port Rule 1 Register 1	2C _H	51
TPR_0_2	Tag Port Rule 0 Register 2	2D _H	50
TPR_1_2	Tag Port Rule 1 Register 2	2E _H	51
TPR_0_3	Tag Port Rule 0 Register 3	2F _H	50
TPR_1_3	Tag Port Rule 1 Register 3	30 _H	51
TPR_0_4	Tag Port Rule 0 Register 4	31 _H	50
TPR_1_4	Tag Port Rule 1 Register 4	32 _H	51
TPR_0_5	Tag Port Rule 0 Register 5	33 _H	50
TPR_1_5	Tag Port Rule 1 Register 5	34 _H	51
TPR_0_6	Tag Port Rule 0 Register 6	35 _H	50
TPR_1_6	Tag Port Rule 1 Register 6	36 _H	51
TPR_0_7	Tag Port Rule 0 Register 7	37 _H	50
TPR_1_7	Tag Port Rule 1 Register 7	38 _H	51
MCR_3	Miscellaneous Configuration Register 3	39 _H	51
MCR_4	Miscellaneous Configuration 4	3A _H	53
MCR_5	Miscellaneous Configuration Register 5	3B _H	53
MCR_6	Miscellaneous Configuration Register 6	3C _H	53

The register is addressed wordwise.

Table 19 Register Access Types

Mode	Symbol	Description HW	Description SW
read/write	rw	Register is used as input for the HW	Register is read and writable by SW
read r		Register is written by HW (register between input and output -> one cycle	Value written by software is ignored by hardware; that is, software may write any
		delay)	value to this field without affecting hardware behavior (= Target for development.)
Read only	ro	Register is set by HW (register between input and output -> one cycle delay)	SW can only read this register
Read virtual	rv	Physically, there is no new register, the input of the signal is connected directly to the address multiplexer.	SW can only read this register
Latch high, self clearing	Ihsc	Latch high signal at high level, clear on read	SW can read the register
Latch low, self clearing	llsc	Latch high signal at low-level, clear on read	SW can read the register
Latch high, mask clearing	lhmk	Latch high signal at high level, register cleared with written mask	SW can read the register, with write mask the register can be cleared (1 clears)
Latch low, mask clearing	llmk	Latch high signal at low-level, register cleared on read	SW can read the register, with write mask the register can be cleared (1 clears)



Table 19 Register Access Types (cont'd)


Mode	Symbol	Description HW	Description SW
Interrupt high, self clearing	ihsc	Differentiate the input signal (low- >high) register cleared on read	SW can read the register
Interrupt low, self clearing	ilsc	Differentiate the input signal (high- >low) register cleared on read	SW can read the register
Interrupt high, mask clearing	ihmk	Differentiate the input signal (high- >low) register cleared with written mask	SW can read the register, with write mask the register can be cleared
Interrupt low, mask clearing	ilmk	Differentiate the input signal (low- >high) register cleared with written mask	SW can read the register, with write mask the register can be cleared
Interrupt enable register	ien	Enables the interrupt source for interrupt generation	SW can read and write this register
latch_on_reset	lor	rw register, value is latched after first clock cycle after reset	Register is read and writable by SW
Read/write self clearing	rwsc	Register is used as input for the hw, the register will be cleared due to a HW mechanism.	Writing to the register generates a strobe signal for the HW (1 pdi clock cycle) Register is read and writable by SW.

Table 20 Registers Clock DomainsRegisters Clock Domains

Clock Short Name	Description

4.2.1 EEPROM Register Format

Signature Register



Field	Bits	Type	Description	
Signature	15:0	ro	Signature	
			4154 _H SIG, Default (AT)	

Port Configuration Register 0



PCR_0 Port Configuration Register 0					Offset 01 _H						Reset Value 820F _H				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
вм		1	LTM	1	1	ANPD	ANSC	РВР		PR	ı	DX	SP	ANE	FC
rw	•		rw		•	rw	rw	rw	•	rw	1	rw	rw	rw	rw

Field	Bits	Type	Description			
ВМ	15	rw	Bypass Mode(TX packets same as RX) 1 _B E, Enable			
LTM	14:10	rw	Limit Total MAC 00000 _B , Disable Others _B , Maximum total MAC			
ANPD	9	rw	Port 0 Auto-Negotiation Parallel Detect Follow IEEE802.3 0 _B B, Both 1 _B H, Half Only (Default)			
ANSC	8	rw	Port 0 Auto-Negotiation Advertise Single Capability 0 _B E, Expand(Default) 1 _B S, Single			
PBP	7	rw	Port-base priority			
PR	6:4	rw	Priority Rule/000 000 _B , port base priority 001 _B , [TCP,TOS,TAG] 010 _B , [TCP,TAG,TOS] 011 _B , [TAG,TCP,TOS] 100 _B , [TOS,TAG] 101 _B , [TAG,TOS]			
DX	3	rw	Duplex This bit is unused if corresponding port is not connected to internal PHY 0 _B HD, Half Duplex 1 _B FD, Full Duplex (Default)			
SP	2	rw	Speed This bit is unused if corresponding port is not connected to internal PHY 0 _B 10M, 10Base-T 1 _B 100M, 100TX			
ANE	1	rw	Auto negotiation Enable This bit is unused if corresponding port is not connected to internal PHY 0 _B D, Disable Auto-negotiation 1 _B E, Enable Auto-negotiation. (Default)			
FC	0	rw	802.3x Flow Control Command Ability			

Port Configuration Register 1



PCR_1 Port C		ration	Regist	er 1				set 2 _H						Reset	Value 820F _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВМ		1	LTM	1	1	ANPD	ANSC	РВР		PR	ı	DX	SP	ANE	FC
rw			rw		1	rw	rw	rw		rw		rw	rw	rw	rw

Field	Bits	Type	Description
ВМ	15	rw	Bypass Mode(TX packets same as RX) 1 _B E, Enable
LTM	14:10	rw	Limit Total MAC 00000 _B , Disable Others _B , Maximum total MAC
ANPD	9	rw	Port 1 Auto-Negotiation Parallel Detect Follow IEEE802.3 0 _B B, Both 1 _B H, Half Only (Default)
ANSC	8	rw	Port 1 Auto-Negotiation Advertise Single Capability 0 _B E, Expand(Default) 1 _B S, Single
PBP	7	rw	Port-base priority
PR	6:4	rw	Priority Rule/000 000 _B , port base priority 001 _B , [TCP,TOS,TAG] 010 _B , [TCP,TAG,TOS] 011 _B , [TAG,TCP,TOS] 100 _B , [TOS,TAG] 101 _B , [TAG,TOS]
DX	3	rw	Duplex This bit is unused if corresponding port is not connected to internal PHY 0 _B HD, Half Duplex 1 _B FD, Full Duplex (Default)
SP	2	rw	
ANE	1	rw	Auto negotiation Enable This bit is unused if corresponding port is not connected to internal PHY 0 _B D, Disable Auto-negotiation 1 _B E, Enable Auto-negotiation. (Default)
FC	0	rw	802.3x Flow Control Command Ability

Port Configuration Register 2



PCR_2 Port Co		ration	Regist	er 2				fset 13 _H						Reset	Value 820F _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВМ			LTM	1	1	R	es	РВР		PR	ı	DX	SP	ANE	FC
rw			rw		1	r	0	rw		rw	1	rw	rw	rw	rw

Field	Bits	Туре	Description
BM	15	rw	Bypass Mode(TX packets same as RX)
			1 _B E , Enable
LTM	14:10	rw	Limit Total MAC
			00000 _B , Disable
			Others _B , Maximum total MAC
Res	9:8	ro	Reserved
PBP	7	rw	Port-base priority
PR	6:4	rw	Priority Rule/000
			000 _B , port base priority
			001 _B , [TCP,TOS,TAG]
			010 _B , [TCP,TAG,TOS]
			011 _B , [TAG,TCP,TOS]
			100 _B , [TOS,TAG]
			101 _B , [TAG,TOS]
DX	3	rw	Duplex
			This bit is unused if corresponding port is not connected to internal PHY
			0 _B HD , Half Duplex
			1 _B FD , Full Duplex (Default)
SP	2	rw	Speed
			This bit is unused if corresponding port is not connected to internal PHY
			0 _B 10M , 10Base-T
			1 _B 100M , 100TX
ANE	1	rw	Auto negotiation Enable
			This bit is unused if corresponding port is not connected to internal PHY
			0 _B D , Disable Auto-negotiation
			1 _B E , Enable Auto-negotiation. (Default)
FC	0	rw	802.3x Flow Control Command Ability

VLAN(TOS) priority Map Register



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IP7	IP6	IP5	IP4	IP3	IP2	IP1	IP0	TAG7	TAG6	TAG5	TAG4	TAG3	TAG2	TAG1	TAG0
rw	rw	rw	rw	rw	rw	rw	rw								

Field	Bits	Туре	Description
IP7	15	rw	Priority of the packet which the precedence field of IP header is 7
IP6	14	rw	Priority of the packet which the precedence field of IP header is 6
IP5	13	rw	Priority of the packet which the precedence field of IP header is 5
IP4	12	rw	Priority of the packet which the precedence field of IP header is 4
IP3	11	rw	Priority of the packet which the precedence field of IP header is 3
IP2	10	rw	Priority of the packet which the precedence field of IP header is 2
IP1	9	rw	Priority of the packet which the precedence field of IP header is 1
IP0	8	rw	Priority of the packet which the precedence field of IP header is 0
TAG7	7	rw	Priority of the packet which the priority field of TAG is 7
TAG6	6	rw	Priority of the packet which the priority field of TAG is 6
TAG5	5	rw	Priority of the packet which the priority field of TAG is 5
TAG4	4	rw	Priority of the packet which the priority field of TAG is 4
TAG3	3	rw	Priority of the packet which the priority field of TAG is 3
TAG2	2	rw	Priority of the packet which the priority field of TAG is 2
TAG1	1	rw	Priority of the packet which the priority field of TAG is 1
TAG0	0	rw	Priority of the packet which the priority field of TAG is 0

Note: 0_B : low priority queue. Q0; 1_B : High priority queue. Q1. The weight ratio is 1:N. The default is Q0 for un-tag and none IP frame.

Miscellaneous Configuration 0

MC_0 Miscel	laneou	s Con	figurat	ion 0				fset 5 _H						Reset	Value C0 _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	D	M	ı	VLAN	PL	P	QR	MAD	sc	IPG	ECC	DBO	BSE	В	ST
	r	N	l	rw	rw	r	w	rw	rw	rw	rw	rw	rw	rv	N

Field	Bits	Туре	Description
DM	15:12	rw	Discard Mode (drop scheme for each queue)
VLAN	11	rw	Enable Replace VLAN ID 0 &1 by PVID



Field	Bits	Туре	Description
PL	10	rw	Packet Length
			0 _B , 1536
			1 _B , 1518
PQR	9:8	rw	Priority Queue ratio
			00 _B , 1:2
			01 _B , 1:4
			10 _B , 1:8
			11 _B , 1:16
MAD	7	rw	Disable MCC_AVERAGE
			1 _B D , Disable MCC Average
SC	6	rw	SWCLK(Switch RXCLK to TXCLK for 7-wire)
IPG	5	rw	IPG Leveling
			0 _B , 96BT(Default)
			1 _B , 92BT
ECC	4	rw	XCRC
			0 _B XCRCCHK, Enable CRC Check
DBO	3	rw	Disable Back-Off
			1 _B D , Disable Back-Off
BSE	2	rw	Broadcast Storming Enable
BST	1:0	rw	Broadcast Storming Threshold[1:0]


Miscellaneous Configuration Register 1

MCR_ Miscel		us Conf	figurat	ion Re	gister ′	1		fset 6 _H							Value 82E8 _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Res			ET	CDP			R	es			DFFE	DP	AD
	-	ro			rw	rw			r	0			rw	rw	rw

Field	Bits	Type	Description
Res	15:11	ro	Reserved
ET	10	rw	Enable TENLMT
			1 _B E , Enable
CDP	9	rw	Check The Destination Port is in the same VLAN Group
			1 _B E , Enable
Res	8:3	ro	Reserved
DFFE	2	rw	DISFEFI(Disable Far End Fault/0)
DP	1	rw	Discard Packet after 16th Collision
			0 _B D , Don't discard
AD	0	rw	Aging Disable
			0 _B E , Enable Aging



Miscellaneous Configuration Register2




Field	Bits	Туре	Description
PFM1	15:14	rw	Packet Filtering Mode for Received DA= 01 80 c2 00 00 10 ~ 01 80 c2 00 00 ff
PFM2	13:12	rw	Packet Filtering Mode for Received DA= 01 80 c2 00 00 02 ~ 01 80 c2 00 00 0f
PFM3	11:10	rw	Packet Filtering Mode for Received DA= 01 80 c2 00 00 01 and OPCODE!= PAUSE
PFM4	9:8	rw	Packet Filtering Mode for Received DA= 01 80 c2 00 00 00
CPN	7:6	rw	CPU Port Number
LM2	5:4	rw	Learning Mode of Port 2
LM1	3:2	rw	Learning Mode of Port 1
LM0	1:0	rw	Learning Mode of Port 0

Note:

- 1. Learning Mode: 00_B : group 0(default), 01_B : group 1, $1x_B$: according to bit 0 of received VID(bit 0 is used to set the learning group of untag packet
- 2. Packet Filtering Mode: 00_B: forward, 01_B: discard, 10_B: forward the packet to CPU port(defined in Bit [7:6] of register 07_H). if this packet is received from CPU Port, this packet will be forward to the VLAN group. 11_B: forward the packet to CPU port. if this packet is received from CPU Port, this packet will be discard.

Port Base VLAN port Map Register



Data Sheet 41 Rev 1.11, 2005-09-12



Field	Bits	Type	Description								
LED	15	rw	Put Off LEDs of UTP port 0 _B , always put off LEDs of UTP port when UTP link down 1 _B , LEDs of UTP port show DIPSW setting when auto-negotiation disable and link down								
Res	14:13	ro	Reserved								
LP	12	rw	 Link Partner 0_B , if auto-negotiation enable, follow speed and duplex setting to negotiate with link partner. 1_B , if auto-negotiation enable, always advertise full capability to its link partner. 								
Res	11	ro	Reserved								
PM2	10:8	rw	Port 2 To port Map								
Res	7	ro	Reserved								
PM1	6:4	rw	Port 1 To port Map								
Res	3	ro	Reserved								
PM0	2:0	rw	Port 0 To port Map								



Packet Filter Control Registers 1 and 0

PCFC_1_0 Packet Filter Control Register 1 and 0						Offset 09 _H						Reset Value 0000 _H			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
APR2	APR1	APR0		1	OP14	ı	1	APR2	APR1	APR0		1	OP13	ı	
rw	rw	rw		•	rw		•	rw	rw	rw		•	rw		

Field	Bits	Туре	Description
APR2	15	rw	Apply to Port 2 Rx
			0 _B DNA , Do not apply
			1 _B APL , Apply
APR1	14	rw	Apply to Port 1 Rx
			0 _B DNA , Do not apply
	40		1 _B APL, Apply
APR0	13	rw	Apply to Port 0 Rx
			0 _B DNA , Do not apply
			1 _B APL , Apply
OP14	12:8	rw	OP Code for Filter
			Defined in Register 14 _H (16 _H , 18 _H , 1A _H , 1C _H , 1E _H , 20 _H , 22 _H)
APR2	7	rw	Apply to Port 2 Rx
			0 _B DNA , Do not apply
			1 _B APL , Apply
APR1	6	rw	Apply to Port 1 Rx
			0 _B DNA , Do not apply
			1 _B APL , Apply
APR0	5	rw	Apply to Port 0 Rx
			0 _B DNA , Do not apply
			1 _B APL , Apply
OP13	4:0	rw	OP Code for Filter
			Which defined in Register 13 _H (15 _H , 17 _H , 19 _H , 1B _H , 1D _H , 1F _H , 21 _H)

Note:

OP Code bit[4:3]


00_B: Priority. Priority is defined in OP Code bit[2:0];

 01_{B} : Discard. OP Code bit[2:0] is RESERVED and SHOULD keep always 0;

1x_B: RESERVED.



Filter Type Register 0



Field	Bits	Туре	Description
TF_7	15:14	rw	Type of Filter 7
TF_6	13:12	rw	Type of Filter 6
TF_5	11:10	rw	Type of Filter 5
TF_4	9:8	rw	Type of Filter 4
TF_3	7:6	rw	Type of Filter 3
TF_2	5:4	rw	Type of Filter 2
TF_1	3:2	rw	Type of Filter 1
TF_0	1:0	rw	Type of Filter 0

Note:

00_B : TCP/UDP Port Number;

01_B: IP Protocol ID;10_B: Ethernet Type;11_B: RESERVED

Filter Type Register 1

	TFTR_1 Filter Type Register 1								fset 2 _H			Reset Val 000				
٦	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TF_15		TF_14		TF_13		TF_12		TF_11		TF_10		TF_9		TF_8	
	rw		rw		rw		rw		rw		rw		rw		rw	

Field	Bits	Type	Description
TF_15	15:14	rw	Type of Filter 15
TF_14	13:12	rw	Type of Filter 14




Field	Bits	Туре	Description
TF_13	11:10	rw	Type of Filter 13
TF_12	9:8	rw	Type of Filter 12
TF_11	7:6	rw	Type of Filter 11
TF_10	5:4	rw	Type of Filter 10
TF_9	3:2	rw	Type of Filter 9
TF_8	1:0	rw	Type of Filter 8

Note:

 00_B : TCP/UDP Port Number;

01_B : IP Protocol ID; 10_B : Ethernet Type; 11_B : RESERVED

Filter Register 0



Field	Bits	Type	Description
Filter	15:0	rw	Filter

Other Filter Registers have the same structure and characteristics as **Filter Register 0**; the offset addresses are listed in **Table 21**.

Table 21 Other Filter Regsiters

Register Short Name	Register Long Name	Offset Address	Page Number
FR_1	Filter Register 1	14 _H	
FR_2	Filter Register 2	15 _H	
FR_3	Filter Register 3	16 _H	
FR_4	Filter Register 4	17 _H	
FR_5	Filter Register 5	18 _H	
FR_6	Filter Register 6	19 _H	
FR_7	Filter Register 7	1A _H	
FR_8	Filter Register 8	1B _H	




Table 21 Other Filter Regsiters (cont'd)

Register Short Name	Register Long Name	Offset Address	Page Number		
FR_9	Filter Register 9	1C _H			
FR_10	Filter Register 10	1D _H			
FR_11	Filter Register 11	1E _H			
FR_12	Filter Register 12	1F _H			
FR_13	Filter Register 13	20 _H			
FR_14	Filter Register 14	21 _H			
FR_15	Filter Register 15	22 _H			



Port Base VLAN ID and Mask 0 of Port 0



Field	Bits	Туре	Description
DPRI	15:12	rw	PVID Mask[3:0] Default Priority
PVID	11:0	rw	PVID Port base VLAN ID

Port Base VLAN ID and Mask 1 of Port 0

	PB_ID_1_0 Off Port Base VLAN ID and Mask 1 of Port 0 24													Reset	Value 0000 _H	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	Res									PVID						
					'		•	1	•	•	r	N				


Field	Bits	Type	Description
PVID	7:0	rw	PVID Mask[11:4]

Note:

If (Tag Packet) then Tag = {TAGIN[15:12], ((TAGIN[11:0] & ~MASK) | (PVID & MASK))} If (UnTag Packet) then Tag = {PKT_PRT[2:0], 0_B , PVID}



Port Base VLAN ID and Mask 0 of Port 1



Field	Bits	Туре	Description
DPRI	15:12	rw	PVID Mask[3:0] Default Priority
PVID	11:0	rw	PVID Port base VLAN ID

Port Base VLAN ID and Mask 1 of Port 1

	B_ID_1_1 Offs ort Base VLAN ID and Mask 1 of Port 1 26													Rese	t Value 0000 _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Res								1	ı	PV	/ID	1	ı	
											r	N			


Field	Bits	Type	Description
PVID	7:0	rw	PVID Mask[11:4]

Note:

If (Tag Packet) then Tag = {TAGIN[15:12], ((TAGIN[11:0] & ~MASK) | (PVID & MASK))} If (UnTag Packet) then Tag = {PKT_PRT[2:0], 0_B , PVID}



Port Base VLAN ID and Mask 0 of Port 2



Field	Bits	Туре	Description
DPRI	15:12	rw	PVID Mask[3:0] Default Priority
PVID	11:0	rw	PVID Port base VLAN ID

Port Base VLAN ID and Mask 1 of Port 2

	PB_ID_1_2 Of Port Base VLAN ID and Mask 1 of Port 2 2													Rese	t Value 0000 _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Res								1	ı	PV	/ID	1	ı	
	•		1				'		•	•	n	w	1	•	


Field	Bits	Type	Description
PVID	7:0	rw	PVID Mask[11:4]

Note:

If (Tag Packet) then Tag = {TAGIN[15:12], ((TAGIN[11:0] & \sim MASK) | (PVID & MASK))} If (UnTag Packet) then Tag = {PKT_PRT[2:0], 0_B, PVID}



Tag Port Rule 0 Register 0



Field	Bits	Type	Description
RM	15:12	rw	Rule Mask[3:0]
Rule	11:0	rw	Rule

Other Tag Port Rule 0 Registers have the same structure and characteristics as **Tag Port Rule 0 Register 0**; the offset addresses are listed in **Table 22**.

Table 22 Other Tag Port Rule 0 Registers

Register Short Name	Register Long Name	Offset Address	Page Number
TPR_0_1	Tag Port Rule 0 Register 1	2B _H	
TPR_0_2	Tag Port Rule 0 Register 2	2D _H	
TPR_0_3	Tag Port Rule 0 Register 3	2F _H	
TPR_0_4	Tag Port Rule 0 Register 4	31 _H	
TPR_0_5	Tag Port Rule 0 Register 5	33 _H	
TPR_0_6	Tag Port Rule 0 Register 6	35 _H	
TPR_0_7	Tag Port Rule 0 Register 7	37 _H	

Tag Port Rule 1 Register 0

PR_1 ng Po	_0 ort Rule	e 1 Reç	gister 0)				set A _H						Rese	t Value 00FF _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R	es			PAR		ER				R	M			
	•			•	rw	•	rw		•		r\	N	•	1	

Field	Bits	Type	Description
PAR	11:9	rw	Port to apply the rule
ER	8	rw	Exclude Rule



Field	Bits	Туре	Description
RM	7:0	rw	Rule Mask[11:4]

Other Tag Port Rule 1 Registers have the same structure and characteristics as **Tag Port Rule 1 Register 0**; the offset addresses are listed in **Table 23**.

Table 23 Other Tag Port Rule 1 Regsiters

Register Short Name	Register Long Name	Offset Address	Page Number
TPR_1_1	Tag Port Rule 1 Register 1	2C _H	
TPR_1_2	Tag Port Rule 1 Register 2	2E _H	
TPR_1_3	Tag Port Rule 1 Register 3	30 _H	
TPR_1_4	Tag Port Rule 1 Register 4	32 _H	
TPR_1_5	Tag Port Rule 1 Register 5	34 _H	
TPR_1_6	Tag Port Rule 1 Register 6	36 _H	
TPR_1_7	Tag Port Rule 1 Register 7	38 _H	

Miscellaneous Configuration Register 3

MCR_3 Miscellaneous Configuration Register 3						3		set 9 _H						Reset	Value 0000 _H	
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R	es	CLC	RL	FP	1008		AP_P			LLB		PN_V		TAG	
l	r	0	rw	rw	rw	rw		rw		1	rw		rw		rw	


Field	Bits	Type	Description
Res	15:14	ro	Reserved
CLC	13	rw	Check of the Length of CRS 0 _B , Enable the checking of the length of CRS (default) 1 _B , Disable the checking of the length of CRS
RL	12	rw	Redundant Link 0 _B , Enable Redundant Link in converter mode(default) 1 _B , Disable Redundant Link
FP	11	rw	Fault Propagation 0 _B , Enable Fault Propagation in converter mode(default) 1 _B , Disable Fault Propagation
100S	10	rw	100M Snooping 0 _B , Enable 100M snooping in converter mode(default) 1 _B , Disable snooping
AP_P	9:7	rw	All Packet/PPPOE 0 _B , all packet 1 _B , PPPOE only



Field	Bits	Type	Description
LLB	6:4	rw	Local Loop-back for Port2/Port1/Port0 0 _B , Normal Operation(default) 1 _B , Local Loop-back for Port2/Port1/Port0
PN_V	3	rw	Port Number/VLAN ID Base Grouping 0 _B , Port Number base grouping(default) 1 _B , Received VLAN ID base grouping
TAG	2:0	rw	VLAN TAG 0 _B , Recognize VLAN TAG automatically(default) 1 _B , Disable




Miscellaneous Configuration Register 4



Field	Bits	Туре	Description
Res	15:0	ro	Reserved

Miscellaneous Configuration Register 5



Field	Bits	Type	Description
Res	15:0	ro	Reserved

Miscellaneous Configuration Register 6

MCR_6 Miscellaneous Configuration Register 6								fset C _H						Rese	t Value 0000 _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Res														
	ro														

Field	Bits	Туре	Description
Res	15:0	ro	Reserved



5 Electrical Specification

DC and AC.

5.1 DC Characterization

Table 24 Electrical Absolute Maximum Rating

Parameter	Symbol		Value	s	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Power Supply	$V_{\sf CC}$	-0.3		2.7	V	
Input Voltage	V_{IN}	-0.3		V _{CC} + 0.3	٧	
Output Voltage	Vout	-0.3		V _{CC} + 0.3	V	
Storage Temperature	TSTG	-55		155	°C	
Power Dissipation	PD			990	mW	
ESD Rating	ESD			2	KV	

Table 25 Recommended Operating Conditions

Parameter	Symbol		Value	s	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Power Supply ¹⁾	Vcc	3.135	3.3	3.465	V	
Input Voltage	Vin	0	-	Vcc	V	
Junction Operating Temperature	Tj	0	25	115	°C	

¹⁾ VCC3O. VCCBIAS

Table 26 DC Electrical Characteristics for 3.3 V Operation¹⁾

Parameter	Symbol		Value	s	Unit	Note / Test Condition	
		Min.	Тур.	Max.			
Input Low Voltage	VIL			0.8	V	TTL	
Input High Voltage	VIH	2.0			V	TTL	
Output Low Voltage	VOL			0.4	V	TTL	
Output High Voltage	VOH	2.4			V	TTL	
Input Pull_up/down Resistance	RI		50		ΚΩ	VIL = 0 V or VIH = Vcc	
() 11 1 1/00 001/ 001/ 71	^^ //- ^			•	•		

¹⁾ Under VCC = 3.0 V~ 3.6 V, Tj = °C ~ 115 °C

5.2 AC Characterization

Power on Reset Timing, EEPROM Interface Timing, 10Base-Tx MII Timing, 100Base-Tx MII Timing, Reduce MII Timing, GPSI(7-wire) Timing, and SMI Timing.



Power on Reset Timing




Figure 5 Power on Reset Timing

Table 27 Power on Reset Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
RST Low Period	t_{RST}	100			ms	TTL
Start of Idle Pulse Width	t_{CONF}	100			ns	TTL

EEPROM Interface Timing




Figure 6 EEPROM Interface Timing

Table 28 EEPROM Interface Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
EESK Period	t_{ESK}		5120		ns	
EESK Low Period	t_{ESKL}	2550		2570	ns	
EESK High Period	t _{ESKH}	2550		2570	ns	
EEDI to EESK Rising Setup	t_{ERDS}	10			ns	
Time						



Table 28 EEPROM Interface Timing (cont'd)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
EEDI to EESK Rising Hold Time	t_{ERDH}	10			ns	
EESK Falling to EEDO Output Delay Time	t_{EWDD}			20	ns	

10Base-Tx MII Input Timing

10Base-Tx Input timing conditions




Figure 7 10Base-Tx MII Input Timing

Table 29 10Base-Tx MII Input Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
MII_RXCLK Period	t_{CK}		400		ns	
MII_RXCLK Low Period	t_{CKL}	160		240	ns	
MII_RXCLK High Period	t_{CKH}	160		240	ns	
MII_CRS Rising to MII_RXDV Rising	t_{CSVA}	0		10	ns	
MII_RXCLK Rising to MII_RXD, MII_RXDV, MII_CRS Output Delay	t_{RXOD}	200			ns	

10Base-TX MII Output Timing

10Base-TX MII Output timing conditions






Figure 8 10Base-TX MII Output Timing

Table 30 10Base-TX MII Output Timing

Parameter	Symbol		Value	s	Unit	Note / Test Condition
		Min.	Тур.	Max.		
MII_TXCLK Period	t_{CK}		400		ns	
MII_TXCLK Low Period	t_{CKL}	160		240	ns	
MII_TXCLK High Period	t_{CKH}	160		240	ns	
MII_TXD, MII_TXEN to MII_TXCLK Rising Setup Time	t_{TXS}	10			ns	
MII_TXD, MII_TXEN to MII_TXCLK Rising Hold Time	t_{TXH}	10			ns	

100Base-Tx MII Input Timing

100Base Tx MII Input timing conditions




Figure 9 100Base-TX MII Input Timing



Table 31 100Base-TX MII Input Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
MII_RXCLK Period	t_{CK}		40		ns	
MII_RXCLK Low Period	t_{CKL}	16		24	ns	
MII_RXCLK High Period	t_{CKH}	16		24	ns	
MII_CRS Rising to MII_RXDV Rising	t _{CSVA}	0		10	ns	
MII_RXCLK Rising to MII_RXD, MII_RXDV, MII_CRS Output Delay	t_{RXOD}	20		30	ns	

100Base-TX MII Output Timing

100Base-TX MII Output timing conditions




Figure 10 100Base-TX MII Output Timing

Table 32 100Base-TX MII Output Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
MII_TXCLK Period	t_{CK}		40		ns	
MII_TXCLK Low Period	t_{CKL}	16		24	ns	
MII_TXCLK High Period	t_{CKH}	16		24	ns	
MII_TXD, MII_TXEN to MII_TXCLK Rising Setup Time	t_{TXS}	10			ns	
MII_TXD, MII_TXEN to MII_TXCLK Rising Hold Time	t_{TXH}	10			ns	

Reduce MII Timing

Reduce MII timing conditions






Figure 11 Reduce MII Timing

Table 33 100Base-TX MII Output Timing

Parameter	Symbol	l Values				Note / Test Condition
		Min.	Тур.	Max.		
RMII_REFCLK Period	t_{CK}		20		ns	
RMII_REFCLK Low Period	t_{CKL}		10		ns	
RMII_REFCLK High Period	t_{CKH}		10		ns	
TXEN, TXD to REFCLK rising	t_{TXS}	4			ns	
setup time						
TXE, TXD to REFCLK rising	t_{TXH}	2			ns	
hold time						
CSRDV, RXD to REFCLK	t_{RXS}	4			ns	
rising setup time						
CRSDV, RXD to REFCLK	t_{RXH}	2			ns	
rising hold time						

GPSI (7-wire) Input Timing

GPSI (7-wire) Input timing conditions






Figure 12 GPSI (7-wire) Input Timing

Table 34 GPSI (7-wire) Input Timing

Parameter	Symbol Values				Unit	Note / Test Condition
		Min.	Тур.	Max.		
GPSI_RXCLK Period	T_{CK}		100		ns	
GPSI_RXCLK Low Period	T_{CKL}	40		60	ns	
GPSI_RXCLK High Period	T_{CKH}	40		60	ns	
GPSI_RXCLK Rising to GPSI_CRS/GPSI_COL Output Delay	T_{OD}	50		70	ns	

GPSI (7-wire) Output Timing

GPSI (7-wire) Output timing conditions




Figure 13 GPSI (7-wire) Output Timing



Table 35 GPSI (7-wire) Output Timing

Parameter	Symbol	Symbol Values				Note / Test Condition
		Min.	Тур.	Max.		
GPSI_TXCLK Period	T_{CK}		100		ns	
GPSI_TXCLK Low Period	T_{CKL}	40		60	ns	
GPSI_ T XCLK High Period	T_{CKH}	40		60	ns	
GPSI_TXD, GPSI_TXEN to GPSI_TXCLK Rising Setup Time	T_{TXS}	10			ns	
GPSI_TXD, GPSI_TXEN to GPSI_TXCLK Rising Hold Time	T_{TXH}	10			ns	

SMI Timing




Figure 14 SMI Timing

Table 36 SMI Timing

Parameter	Symbol Values				Unit	Note / Test Condition
		Min.	Тур.	Max.		
SDC Period	T_{CK}	20			ns	
SDC Low Period	T_{CKL}	10			ns	
SDC High Period	T_{CKH}	10			ns	
SDIO to SDC rising setup time on read/write cycle	T_{SDS}	4			ns	
SDIO to SDC rising hold time on read/write cycle	T_{SDH}	2			ns	

Packaging

6 Packaging

128 PQFP packaging for ADM6992




Figure 15 128 PQFP packaging for ADM6992





References

References

- [1]
- [2]
- [3]
- [4]
- [5]
- [6]





Terminology

Terminology

Α

В

www.infineon.com Published by Infineon Technologies AG