

4-Mbit (256K x 18) Flow-through SRAM with NoBL™ Architecture

Features

- Can support up to 133-MHz bus operations with zero wait states
 - Data is transferred on every clock
- Pin compatible and functionally equivalent to ZBT™ devices
- Internally self-timed output buffer control to eliminate the need to use OE
- · Registered inputs for flow-through operation
- Byte Write capability
- 256K x 18 common I/O architecture
- 2.5V / 3.3V I/O power supply
- Fast clock-to-output times
 - 6.5 ns (for 133-MHz device)
 - 7.5 ns (for 117-MHz device)
 - 8.0 ns (for 100-MHz device)
- Clock Enable (CEN) pin to suspend operation
- · Synchronous self-timed writes
- Asynchronous Output Enable
- Pb-Free 100 TQFP package
- Burst Capability—linear or interleaved burst order
- · Low standby power


Functional Description^[1]

The CY7C1353G is a 3.3V, 256K x 18 Synchronous Flow-through Burst SRAM designed specifically to support unlimited true back-to-back Read/Write operations without the insertion of wait states. The CY7C1353G is equipped with the advanced No Bus Latency™ (NoBL™) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent Write-Read transitions.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 6.5 ns (133-MHz device).

 $\underline{\text{Write}}$ operations are controlled by the two Byte Write Select $(BW_{[A:B]})$ and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous Output Enable (\overline{OE}) provide for easy bank selection and output tri-state control. In order to avoid bus contention, the output drivers are synchronously tri-stated during the data portion of a write sequence.



Note:

^{1.}For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.




Selection Guide

	133 MHz	117 MHz	100 MHz	Unit
Maximum Access Time	6.5	7.5	8.0	ns
Maximum Operating Current	225	220	205	mA
Maximum CMOS Standby Current	40	40	40	mA

Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts.

Pin Configurations





Pin Definitions (100-pin TQFP Package)

Name	I/O	Description
A ₀ , A ₁ , A	Input- Synchronous	Address Inputs used to select one of the 256K address locations. Sampled at the rising edge of the CLK. $A_{[1:0]}$ are fed to the two-bit burst counter.
BW _[A:B]	Input- Synchronous	Byte Write Inputs, active LOW. Qualified with $\overline{\text{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK.
WE	Input- Synchronous	Write Enable Input, active LOW . Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- Synchronous	Advance/Load Input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	Input-Clock	Clock Input . Used to capture all synchronous inputs to the device. CLK is qualified with CEN. CLK is only recognized if CEN is active LOW.
CE ₁	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE ₂ , and CE ₃ to select/deselect the device.
CE ₂	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE ₁ and CE ₃ to select/deselect the device.
CE ₃	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE ₁ and CE ₂ to select/deselect the device.
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected.
CEN	Input- Synchronous	Clock Enable Input, active LOW. When asserted LOW the Clock signal is recognized by the SRAM. When deasserted HIGH the Clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
ZZ	Input- Asynchronous	ZZ "sleep" Input. This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin can be connected to Vss or left floating.
DQs	I/O- Synchronous	Bidirectional Data I/O Lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by address during the clock rise of the read cycle. The direction of the pins is controlled by OE and the internal control logic. When OE is asserted LOW, the pins can behave as outputs. When HIGH, DQ_s and $DQP_{A:B}$ are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of \overline{OE} .
DQP _[A:B]	I/O- Synchronous	Bidirectional Data Parity I/O Lines . Functionally, these signals are identical to DQ_s . During write sequences, $DQP_{[A:B]}$ is controlled by BW_x correspondingly.
MODE	Input Strap Pin	MODE Input. Selects the burst order of the device. When tied to Gnd selects linear burst sequence. When tied to V _{DD} or left floating selects interleaved burst sequence.
V_{DD}	Power Supply	Power supply inputs to the core of the device.
V_{DDQ}	I/O Power Supply	Power supply for the I/O circuitry.
V_{SS}	Ground	Ground for the device.
NC	_	No Connects. Not Internally connected to the die. 9M,18M,36M and 72M are address expansion pins and are not internally connected to the die.



Functional Overview

The CY7C1353G is a synchronous flow-through burst SRAM designed specifically to eliminate wait states during Write-Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise (t_{CDV}) is 6.5 ns (133-MHz device).

Accesses can be initiated by asserting all three Chip Enables $(\overline{CE}_1, CE_2, \overline{CE}_3)$ active at the rising edge of the clock. If Clock Enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a read or write operation, depending on the status of the Write Enable (WE). $\overline{BW}_{[A:B]}$ can be used to conduct byte write operations.

Write operations are qualified by the Write Enable ($\overline{\text{WE}}$). All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables (\overline{CE}_1 , CE_2 , \overline{CE}_3) and an asynchronous Output Enable (\overline{OE}) simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected in order to load a new address for the next operation.

Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE₁, CE₂, and CE₃ are ALL asserted active, (3) the Write Enable input signal WE is deasserted HIGH, and 4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the Address Register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 6.5 ns (133-MHz device) provided OE is active LOW. After the first clock of the read access, the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. On the subsequent clock, another operation (Read/Write/Deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, its output will be tri-stated immediately.

Burst Read Accesses

The CY7C1353G has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Access section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enable inputs or WE. WE is latched at the

beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

Single Write Accesses

Write access are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE₁, CE₂, and CE₃ are ALL asserted active, and (3) the write signal WE is asserted LOW. The address presented to the address bus is loaded into the Address Register. The write signals are latched into the Control Logic block. The data lines are automatically tri-stated regardless of the state of the OE input signal. This allows the external logic to present the data on DQs and DQP_[A:B].

On the next clock rise the data presented to DQs and DQP $_{[A:B]}$ (or a subset for byte write operations, see truth table for details) inputs is latched into the device and the write is complete. Additional accesses (Read/Write/Deselect) can be initiated on this cycle.

The data written during the Write operation is controlled by $\overline{BW}_{[A:B]}$ signals. The CY7C1353G provides byte write capability that is described in the truth table. Asserting the Write Enable input (WE) with the selected Byte Write Select input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Byte write capability has been included in order to greatly simplify Read/Modify/Write sequences, which can be reduced to simple byte write operations.

Because the CY7C1353G is a common I/O device, data should not be driven into the device while the outputs are active. The Output Enable (\overline{OE}) can be deasserted HIGH before presenting data to the DQs and DQP_[A:B] inputs. Doing so will tri-state the output drivers. As a safety precaution, DQs and DQP_[A:B] are automatically tri-stated during the data portion of a write cycle, regardless of the state of \overline{OE} .

Burst Write Accesses

The CY7C1353G has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Access section above. When ADV/LD is driven HIGH on the subsequent clock rise, the Chip Enables (\overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3) and WE inputs are ignored and the burst counter is incremented. The correct $\overline{BW}_{[A:B]}$ inputs must be driven in each cycle of the burst write, in order to write the correct bytes of data.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The <u>device</u> must be <u>deselected</u> prior to entering the "sleep" mode. CE₁, CE₂, and CE₃, must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.



Linear Burst Address Table (MODE = GND)

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Interleaved Burst Address Table (MODE = Floating or V_{DD})

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max.	Unit
I _{DDZZ}	Snooze mode standby current	$ZZ \ge V_{DD} - 0.2V$		40	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ <u><</u> 0.2V	2t _{CYC}		ns
t _{ZZI}	ZZ active to snooze current	This parameter is sampled		2t _{CYC}	ns
t _{RZZI}	ZZ inactive to exit snooze current	This parameter is sampled	0		ns

Truth Table [2, 3, 4, 5, 6, 7, 8]

Operation	Address Used	Œ ₁	CE ₂	CE ₃	zz	ADV/LD	WE	$\overline{\mathrm{BW}}_{\mathrm{X}}$	OE.	CEN	CLK	DQ
Deselect Cycle	None	Н	Х	Х	L	L	Х	Х	Χ	L	L->H	tri-state
Deselect Cycle	None	Х	Х	Н	L	L	Х	Х	Х	L	L->H	tri-state
Deselect Cycle	None	Х	L	Χ	L	L	Х	Х	Х	L	L->H	tri-state
Continue Deselect Cycle	None	Χ	Χ	Х	L	Н	Х	Х	Х	L	L->H	tri-state
READ Cycle (Begin Burst)	External	L	Н	L	L	L	Н	Х	L	L	L->H	Data Out (Q)
READ Cycle (Continue Burst)	Next	Χ	Χ	Х	L	Н	Х	Х	L	L	L->H	Data Out (Q)
NOP/DUMMY READ (Begin Burst)	External	L	Н	L	L	L	Н	Х	Н	L	L->H	tri-state
DUMMY READ (Continue Burst)	Next	Χ	Χ	Χ	L	Н	Х	Х	Н	L	L->H	tri-state
WRITE Cycle (Begin Burst)	External	L	Н	L	L	L	L	L	Х	L	L->H	Data In (D)
WRITE Cycle (Continue Burst)	Next	Χ	Χ	Х	L	Н	Х	L	Х	L	L->H	Data In (D)
NOP/WRITE ABORT (Begin Burst)	None	L	I	L	L	L	L	Н	Х	L	L->H	tri-state
WRITE ABORT (Continue Burst)	Next	Χ	Χ	Х	L	Н	Х	Н	Х	L	L->H	tri-state
IGNORE CLOCK EDGE (Stall)	Current	Χ	Х	Χ	L	Х	Х	Х	Χ	Н	L->H	_
SNOOZE MODE	None	Х	Х	Χ	Н	Х	Х	Х	Χ	Х	Х	tri-state

Document #: 38-05515 Rev. *A Page 5 of 13

^{2.}X ="Don't Care." H = Logic HIGH, L = Logic LOW. $\overline{BW}x$ = L signifies at least one Byte Write Select is active, $\overline{BW}x$ = Valid signifies that the desired byte write selects are asserted, see <u>truth</u> table <u>for details</u>.

3.Write is defined by \overline{BW}_X , and \overline{WE} . See truth table for Read/Write.

^{4.}When a write cycle is detected, all I/Os are tri-stated, even during byte writes.

5. The DQs and DQP_[A:B] pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

^{6.}CEN = H, inserts wait states.

^{7.} $\underline{\underline{\mathsf{Dev}}}$ ice will power-up deselected and the I/Os in a tri-state condition, regardless of $\overline{\mathsf{OE}}$.

^{8.} OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP_[A:B] = tri-state when OE is inactive or when the device is deselected, and DQs and DQP_[A:B] = data when OE is active.



Partial Truth Table for Read/Write^[2, 3, 9]

Function	WE	BWA	BW _B
Read	Н	Х	Х
Write – No bytes written	L	Н	Н
Write Byte A – (DQ _A and DQP _A)	L	Н	Н
Write Byte B – (DQ _B and DQP _B)	L	Н	Н
Write All Bytes	L	L	L

Note:

9. Table only lists a partial listing of the byte write combinations. Any combination of BW[A:D] is valid. Appropriate write will be done based on which byte write is active.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied......55°C to +125°C Supply Voltage on $V_{\mbox{\scriptsize DD}}$ Relative to GND...... –0.5V to +4.6V DC Voltage Applied to Outputs

in tri-state -0.5V to V_{DDQ} + 0.5V DC Input Voltage.....-0.5V to V_{DD} + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature (T _A)	V _{DD}	V _{DDQ}
Com'l	0°C to +70°C	3.3V - 5%/+10%	
Ind'l	-40°C to +85°C		V_{DD}

Electrical Characteristics Over the Operating Range [10,11]

Parameter	Description	Test Condi	tions	Min.	Max.	Unit
V_{DD}	Power Supply Voltage			3.135	3.6	V
V_{DDQ}	I/O Supply Voltage			2.375	V_{DD}	V
V _{OH}	Output HIGH Voltage	$V_{DDQ} = 3.3V, V_{DD} = Min., I_{OH} = -4$	4.0 mA	2.4		V
		$V_{DDQ} = 2.5V, V_{DD} = Min., I_{OH} = -7$	1.0 mA	2.0		V
V _{OL}	Output LOW Voltage	$V_{DDQ} = 3.3V$, $V_{DD} = Min.$, $I_{OH} = 8$.	$V_{DDQ} = 3.3V, V_{DD} = Min., I_{OH} = 8.0 \text{ mA}$		0.4	V
		$V_{DDQ} = 2.5V, V_{DD} = Min., I_{OH} = 1.$	0 mA		0.4	V
V _{IH}	Input HIGH Voltage	$V_{DDQ} = 3.3V$		2.0	$V_{DD} + 0.3V$	V
	Input HIGH Voltage	$V_{DDQ} = 2.5V$		1.7	$V_{DD} + 0.3V$	V
V _{IL}	Input LOW Voltage ^[10]	$V_{DDQ} = 3.3V$		-0.3	0.8	V
	Input LOW Voltage ^[10]	$V_{DDQ} = 2.5V$		-0.3	0.7	V
I _X	Input Load Current (except ZZ and MODE)	$GND \le V_I \le V_{DDQ}$		-5	5	μА
	Input Current of MODE	Input = V _{SS}		-30		μΑ
		Input = V _{DD}			5	μΑ
Input Current of ZZ		Input = V _{SS}				μΑ
		Input = V _{DD}			30	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_1 \le V_{DD}$, Output Disabled		- 5	5	μΑ
I _{DD}	V _{DD} Operating Supply	$V_{DD} = Max., I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{CYC}$	7.5-ns cycle, 133 MHz		225	mA
	Current		8.5-ns cycle, 117 MHz		220	mA
			10-ns cycle, 100 MHz		205	mA
I _{SB1}	Automatic CE Power-down	V _{DD} = Max, Device Deselected,	7.5-ns cycle, 133 MHz		90	mA
	Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$, inputs switching	8.5-ns cycle, 117 MHz		85	mA
		inputs switching	10-ns cycle, 100 MHz		80	mA
I _{SB2}	Automatic CE Power-down Current—CMOS Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \ge V_{DD} - 0.3V$ or $V_{IN} \le 0.3V$, f = 0, inputs static	All speeds		40	mA
I _{SB3}	Automatic CE Power-down	V _{DD} = Max, Device Deselected,	7.5-ns cycle, 133 MHz		75	mA
	Current—CMOS Inputs	$V_{IN} \ge V_{DDQ} - 0.3V$ or $V_{IN} \le 0.3V$, $f = f_{MAX}$, inputs switching	8.5-ns cycle, 117 MHz		70	mA
		i – i _{MAX} , πιραίο switching	10-ns cycle, 100 MHz		65	mA
I _{SB4}	Automatic CE Power-down Current—TTL Inputs	V_{DD} = Max, Device Deselected, $V_{IN} \ge V_{DD} - 0.3V$ or $V_{IN} \le 0.3V$, f = 0, inputs static	All speeds		45	mA

Shaded areas contain advance information.

Document #: 38-05515 Rev. *A

Page 7 of 13

^{10.}Overshoot: VIH(AC) < VDD +1.5V (Pulse width less than tcyc/2), undershoot: VIL(AC)> -2V (Pulse width less than tcyc/2). 11.T_{Power-up}: Assumes a linear ramp from 0V to VDD (min.) within 200ms. During this time VIH < VDD and VDDQ < VDD.




Thermal Resistance^[12]

Parameters	Description	Test Conditions	TQFP Typ.	Unit
Θ_{JA}		Test conditions follow standard test methods and procedures for measuring thermal impedance,	TBD	°C/W
ΘJC	Thermal Resistance (Junction to Case)	per EIA / JESD51.	TBD	°C/W

Capacitance^[12]

Parameter Description		Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	pF
C _{CLOCK}	Clock Input Capacitance	$V_{DD} = 3.3V$ $V_{DDQ} = 3.3V$	5	pF
C _{I/O}	I/O Capacitance	VDDQ=3.5 V	5	pF

AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range [17, 18]

		133	133 MHz		117 MHz		100 MHz	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{POWER}	V _{DD} (Typical) to the first Access ^[13]	1		1		1		ms
Clock								
t _{CYC}	Clock Cycle Time	7.5		8.5		10		ns
t _{CH}	Clock HIGH	2.5		3.0		4.0		ns
t _{CL}	Clock LOW	2.5		3.0		4.0		ns
Output Times								
t _{CDV}	Data Output Valid After CLK Rise		6.5		7.5		8.0	ns
t _{DOH}	Data Output Hold After CLK Rise	2.0		2.0		2.0		ns

Shaded areas contain advance information.

- 12. Tested initially and after any design or process changes that may affect these parameters.
- 13. This part has a voltage regulator internally; t_{power} is the time that the power needs to be supplied above V_{DD} minimum initially before a read or write operation
- 14.t_{CHZ}, t_{CLZ},t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.

 15.At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve tri-state prior to Low-Z under the same system conditions.
- 16. This parameter is sampled and not 100% tested.

 17. Timing reference level is 1.5V when V_{DDQ}=3.3V and is 1.25V when V_{DDQ}=2.5V.

 18. Test conditions shown in (a) of AC Test Loads, unless otherwise noted.




Switching Characteristics Over the Operating Range (continued)^[17, 18]

		133 MHz		117 MHz		100 MHz		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{CLZ}	Clock to Low-Z ^[14, 15, 16]	0		0		0		ns
t _{CHZ}	Clock to High-Z ^[14, 15, 16]		3.5		3.5		3.5	ns
t _{OEV}	OE LOW to Output Valid		3.5		3.5		3.5	ns
t _{OELZ}	OE LOW to Output Low-Z ^[14, 15, 16]	0		0		0		ns
t _{OEHZ}	OE HIGH to Output High-Z ^[14, 15, 16]		3.5		3.5		3.5	ns
Set-up Times								
t _{AS}	Address Set-up Before CLK Rise	1.5		2.0		2.0		ns
t _{ALS}	ADV/LD Set-up Before CLK Rise	1.5		2.0		2.0		ns
t _{WES}	WE, BW _X Set-Up Before CLK Rise	1.5		2.0		2.0		ns
t _{CENS}	CEN Set-up Before CLK Rise	1.5		2.0		2.0		ns
t _{DS}	Data Input Set-up Before CLK Rise	1.5		2.0		2.0		ns
t _{CES}	Chip Enable Set-up Before CLK Rise	1.5		2.0		2.0		ns
Hold Times			_					
t _{AH}	Address Hold After CLK Rise	0.5		0.5		0.5		ns
t _{ALH}	ADV/LD Hold after CLK Rise	0.5		0.5		0.5		ns
t _{WEH}	WE, BW _X Hold After CLK Rise	0.5		0.5		0.5		ns
t _{CENH}	CEN Hold After CLK Rise	0.5		0.5		0.5		ns
t _{DH}	Data Input Hold After CLK Rise	0.5		0.5		0.5		ns
t _{CEH}	Chip Enable Hold After CLK Rise	0.5		0.5		0.5		ns



Switching Waveforms





DON'T CARE UNDEFINED



Switching Waveforms

NOP, STALL and DESELECT Cycles^[19, 20, 22]





Notes:

19. For this waveform ZZ is tied low.

24.DQs are in high-Z when exiting ZZ sleep mode.

^{20.} When $\overline{\text{CE}}$ is LOW, $\overline{\text{CE}}_1$ is LOW, $\overline{\text{CE}}_2$ is HIGH and $\overline{\text{CE}}_3$ is LOW. When $\overline{\text{CE}}$ is HIGH, $\overline{\text{CE}}_1$ is HIGH or $\overline{\text{CE}}_2$ is LOW or $\overline{\text{CE}}_3$ is HIGH.

21. Order of the Burst sequence is determined by the status of the MODE (0= Linear, 1= Interleaved). Burst operations are optional.

22. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates $\overline{\text{CEN}}$ being used to create a pause. A write is not performed during this cycle.

^{23.}Device must be deselected when entering ZZ mode. See truth table for all possible signal conditions to deselect the device.



Ordering Information


Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
133	CY7C1353G-133AXC	A101	Lead-Free 100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	Commercial
133	CY7C1353G-133AXI	A101	Lead-Free 100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	Industrial
117	CY7C1353G-117AXC	A101	Lead-Free 100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	Commercial
117	CY7C1353G-117AXI	A101	Lead-Free 100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	Industrial
100	CY7C1353G-100AXC	A101	Lead-Free 100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	Commercial
100	CY7C1353G-100AXI	A101	Lead-Free 100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	Industrial

Shaded areas contain advance information. Please contain your local sales representative for more information on ordering these parts.

Package Diagrams

100-lead Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101

DIMENSIONS ARE IN MILLIMETERS.



51-85050-*A

ZBT is a trademark of Integrated Device Technology. NoBL and No Bus Latency are trademarks of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



Document History Page

Document Title: CY7C1353G 4-Mbit (256K x 18) Flow-through SRAM with NoBL™ Architecture
Document Number: 38-05515

200amont tumbor of 600 to							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	224363	See ECN	RKF	New data sheet			
*A	288431	See ECN	VBL	Deleted 66 MHz Changed TQFP package in Ordering Information section to lead-free TQFP			