

MN74HC107/MN74HC107S

Dual J-K Flip-Flops with Clear

Description

MN74HC107/MN74HC107S contain dual J-K flip-flop with clear, and each flip-flop has independent J, K, clock, clear input and complementary output Q and $\bar{Q}$. Input data is transferred to the output on the negative-going edge of the clock pulse. Clear operates on the low level regardless of the clock.

Adoption of the silicon gate CMOS process has resulted in low power dissipation, a high noise margin equivalent to a standard CMOS, and an operation speed of LS TTL; LS TTL 10-inputs can be directly driven.

A resistor and diode are provided in V_{DD} and V_{SS} to protect the input/output from damage by static electricity. Same pin configuration and function as the standard 54LS/74LS.



Truth table

Input				Output	
CLR	CLK	J	K	Q	$\bar{Q}$
L	X	X	X	L	H
H		L	L	Q_0	$\bar{Q}_0$
H		H	L	H	L
H		L	H	L	H
H		H	H	Toggle	
H	H	X	X	Q_0	$\bar{Q}_0$


Note:

- : Data input is transferred to output on the negative-going edge from HIGH to LOW of the clock
- X: Either HIGH or LOW; it doesn't matter
- Q_0 ($\bar{Q}_0$): Q ($\bar{Q}$) level prior to determination of input condition shown in table
- Toggle: With  change, output becomes a complement of the previous condition

Logic diagram



Pin configuration (top view)



■ Absolute maximum ratings

Item			Sym.	Rating	Unit
Supply voltage			V _{DD}	− 0.5 ~ 7.0	V
Input/output voltage			V _I , V _O	− 0.5 ~ V _{DD} + 0.5	V
Input current			I _I	± 20	mA
Output current			I _O	± 25	mA
Power dissipation	MN74HC107	T _a = −40 ~ +60℃	P _D	400	mW
		T _a = +60 ~ +85℃		Decrease to 200mW at the rate of 8mW/℃	
	MN74HC107S	T _a = −40 ~ +60℃	P _D	275	mW
		T _a = +60 ~ +85℃		Decrease to 200mW at the rate of 3.8mW/℃	
Storage temperature range			T _{stg}	− 65 ~ +150	℃
Supply current			I _{DD} , I _{SS}	± 50	mA

■ Recommended operating conditions

Item	Sym.	Rating	Unit
Operating supply voltage	V_{DD}	$1.4 \sim 6.0$	V
Input voltage	V_I	$0 \sim V_{DD}$	V
Operating temperature range	T_{opr}	$-40 \sim +85$	$^\circ\text{C}$
Input rise and fall time	t_r, t_f	$0 \sim 500$	ns

■ DC characteristics ($V_{DD} = 5V \pm 10\%$, $V_{SS} = 0V$)

Item	Sym.	Test conditions	$T_a = -40^\circ\text{C}$		$T_a = +25^\circ\text{C}$		$T_a = +85^\circ\text{C}$		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Quiescent supply current	I_{DD}	$V_I = V_{DD}$ or V_{SS}		4		4		40	μA
High level input voltage	V_{IH}	$V_O = V_{DD} - 1.0V$ or $0.5V$ $ I_O \leq 1\mu\text{A}$	$V_{DD} = 4.5V$	3.15		3.15		3.15	V
			$V_{DD} = 5.0V$	3.50		3.50		3.50	
			$V_{DD} = 5.5V$	3.85		3.85		3.85	
Low level input voltage	V_{IL}	$V_O = V_{DD} - 1.0V$ or $0.5V$ $ I_O \leq 1\mu\text{A}$	$V_{DD} = 4.5V$		0.9		0.9		V
			$V_{DD} = 5.0V$		1.0		1.0		
			$V_{DD} = 5.5V$		1.1		1.1		
Input current	$\pm I_I$	$V_I = V_{DD}$ or V_{SS}		0.3		0.3		1	μA
High level output voltage	V_{OH}	$V_I = V_{DD}$ or V_{SS} , $ I_O \leq 1\mu\text{A}$	$V_{DD} - 0.05$		$V_{DD} - 0.05$		$V_{DD} - 0.05$		V
Low level output voltage	V_{OL}	$V_I = V_{DD}$ or V_{SS} , $ I_O \leq 1\mu\text{A}$		0.05		0.05		0.05	V
High level output current	I_{OH}	$V_I = V_{DD}$ or V_{SS} , $V_O = V_{DD} - 0.8V$	-6		-5		-4		mA
Low level output current	I_{OL}	$V_I = V_{DD}$ or V_{SS} , $V_O = 0.4V$	6		5		4		mA


■ AC characteristics ($V_{DD} = 5V$, $V_{SS} = 0V$, $T_a = 25^\circ\text{C}$ Input transition time $\leq 6\text{ns}$, $C_L = 50\text{pF}$)

Item	Sym.	Test conditions	Min.	Typ.	Max.	Unit
Output rise time	t_{PLH}			8	15	ns
Output fall time	t_{PHL}			6	15	ns
Minimum data set-up time	t_{su}				20	ns
Maximum clock frequency	f_{max}		30			MHz
Propagation time (L→H) CLK→Q, $\bar{Q}$	t_{PLH}				25	ns
Propagation time (H→L) CLK→Q, $\bar{Q}$	t_{PHL}				25	ns
Propagation time (L→H) PR, CLR→Q, $\bar{Q}$	t_{PLH}				25	ns
Propagation time (H→L) PR, CLR→Q, $\bar{Q}$	t_{PHL}				25	ns
Minimum clear pulse width	t_{WCD}				25	ns


※ Switching time measurement circuit and waveform

(1) t_{TLH} , t_{THL} , t_{su} , f_{max} , $t_{PLH}/t_{PHL}(\text{CLK} \rightarrow Q, \bar{Q})$

1. Measurement circuit




2. Waveforms



(2) $t_{PLH}/t_{PHL}(\text{PR}, \text{CLR} \rightarrow Q, \bar{Q})$, t_{wCD} , t_{wPD}

1. Measurement circuit



2. Waveforms

