# CDC328A 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY

SCAS327 - DECEMBER 1992 - REVISED MARCH 1994

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- TTL-Compatible Inputs and Outputs
- Distributes One Clock Input to Six Clock Outputs
- Polarity Control Selects True or Complementary Outputs
- Distributed V<sub>CC</sub> and GND Pins Reduce Switching Noise
- High-Drive Outputs (-48-mA l<sub>OH</sub>, 48-mA l<sub>OL</sub>)
- State-of-the-Art EPIC-IIB ™ BiCMOS Design Significantly Reduces Power Dissipation
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages

#### (TOP VIEW) 16**[]** 1Y1 GND 1 15 1T/C 1Y2 🛛 2 14 VCC 2Y1 🛛 3 GND [] 4 13 2T/C 2Y2 [] 5 12 A 11 D VCC 3Y [ 6 GND 7 10 3T/C 9 4T/C 4Y 🛮

D OR DB PACKAGE

## description


The CDC328A contains a clock-driver circuit that distributes one input signal to six outputs with minimum skew for clock distribution. Through the use of the polarity-control inputs (T/C), various combinations of true and complementary outputs can be obtained.

The CDC328A is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE**

INPUTS		OUTPUT	
T/C	Α	Υ	
L	Ĺ	L	
L	н	н	
Н	L	н	
н	н	L	

# logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.




Copyright © 1994, Texas Instruments Incorporated

2-47

8961723 0098474 993 🖿

## logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> 0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)
Voltage range applied to any output in the high state
or power-off state, V <sub>O</sub> (see Note 1)
Current into any output in the low state, I <sub>O</sub>
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)
Continuous total power dissipation at (or below) 25°C free-air temperature (see Note 2) 1000 mW
Storage temperature range ——65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

# recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
V <sub>IL</sub>	Low-level input voltage			0.8	$\overline{}$
V <sub>I</sub>	Input voltage	0		Vcc	V
ЮН	High-level output current			-48	mA
loL	Low-level output current			48	mA
Δt/Δv	Input transition rise or fall rate			5	ns/V
f <sub>clock</sub>	Input clock frequency			100	MHz
Тд	Operating free-air temperature	-40		85	°C

NOTE 3: Unused inputs must be held high or low.



PRODUCT PREVIEW

POST OFFICE BOX 655303 \* DALLAS, TEXAS 75265

8961723 0098475 821

<sup>2.</sup> For operation above 25°C free-air temperature, derate to 478 mW at 85°C at the rate of 8.7 mW/°C.

# electrical characteristics over recommended operating free-air temperature range (unless

PARAMETER		TEST CONDITIONS		MIN TY	PT MAX	UNIT
VIK	V <sub>CC</sub> = 4.75 V,	I <sub>1</sub> = -18 mA			-1.2	>
Voн	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = -48 mA		2		>
VOL	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 48 mA			0.5	>
l <sub>l</sub>	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = V <sub>CC</sub> or GND			±1	μΑ
10 <sup>‡</sup>	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 2.5 V		-15	-100	mA
	V <sub>CC</sub> = 5.25 V,	I <sub>O</sub> = 0,	Outputs high		10	mA
lcc	VI = VCC or GND		Outputs low		32	IIIA
Ci	V <sub>I</sub> = 2.5 V or 0.5 V				3	рF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

otherwise noted)


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
tPLH	А	Any Y	1.7	5.5	ns
tPHL			1.5	5.5	
t <sub>PLH</sub>	T/C	Any Y	1.5	5	ns
<sup>†</sup> PHL			1.4	5	
	А	Any Y (same phase)		0.5	ns
<sup>t</sup> sk(o)		Any Y (any phase)		1.1	
tr		Any Y		1.5	ns
tr		Any Y		1.5	ns




<sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

### PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR OUTPUTS



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>f</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.


Figure 1. Load Circuit and Voltage Waveforms

TEXAS INSTRUMENTS
POST OFFICE BOX 655302 \* DALLAS, TEXAS 75265

2-50

8961723 0098477 bT2 🖿

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. Output skew, t<sub>sk(0)</sub>, from A to any Y (same phase), can be measured only between outputs for which the respective polarity-control inputs (T/C) are at the same logic level. It is calculated as the greater of:

- The difference between the fastest and slowest of tpLH from A† to any Y (e.g., tpLHn, n = 1 to 4; or tpLHn, n = 5 to 6)
- The difference between the fastest and slowest of tpHL from A↓ to any Y (e.g., tpHLn, n = 1 to 4; or tpHLn, n = 5 to 6)
  - The difference between the fastest and slowest of tpLH from A1 to any Y (e.g., tpLHn, n = 7 to 8)
  - The difference between the fastest and slowest of tpHL from A† to any Y (e.g., tpHLn, n = 7 to 8)
- B. Output skew, t<sub>sk(0)</sub>, from A to any Y (any phase), can be measured between outputs for which the respective polarity-control inputs (T/C) are at the same or different logic levels. It is calculated as the greater of:
  - The difference between the fastest and slowest of tp<sub>LH</sub> from A<sup>†</sup> to any Y or tp<sub>HL</sub> from A<sup>†</sup> to any Y (e.g., tp<sub>LHn</sub>, n = 1 to 4; or tp<sub>LHn</sub>, n = 5 to 6, and tp<sub>HLn</sub>, n = 7 to 8)
  - The difference between the fastest and slowest of tpHL from A1 to any Y or tpLH from A1 to any Y (e.g., tpHLn, n = 1 to 4; or tpHLn, n = 5 to 6, and tpLHn, n = 7 to 8)

Figure 2. Waveforms for Calculation of t<sub>sk(O)</sub>

