

FQB7N10L / FQI7N10L

100V LOGIC N-Channel MOSFET



General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation modes. These devices are well suited for low voltage applications such as high efficiency switching DC/DC converters, and DC motor control.

Features

- 7.3A, 100V, $R_{DS(on)} = 0.35\Omega$ @ $V_{GS} = 10V$
- Low gate charge (typical 4.6 nC)
- Low C_{rss} (typical 12 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- 175°C maximum junction temperature rating
- Low level gate drive requirements allowing direct operation from logic drives



Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter	FQB7N10L / FQI7N10L	Units
V_{DSS}	Drain-Source Voltage	100	V
I_D	Drain Current - Continuous ($T_C = 25^\circ\text{C}$)	7.3	A
	- Continuous ($T_C = 100^\circ\text{C}$)	5.15	A
I_{DM}	Drain Current - Pulsed (Note 1)	29.2	A
V_{GSS}	Gate-Source Voltage	± 20	V
E_{AS}	Single Pulsed Avalanche Energy (Note 2)	50	mJ
I_{AR}	Avalanche Current (Note 1)	7.3	A
E_{AR}	Repetitive Avalanche Energy (Note 1)	4.0	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	6.0	V/ns
P_D	Power Dissipation ($T_A = 25^\circ\text{C}$) *	3.75	W
	Power Dissipation ($T_C = 25^\circ\text{C}$)	40	W
	- Derate above 25°C	0.27	W/°C
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +175	°C
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	°C

Thermal Characteristics

Symbol	Parameter	Typ	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	--	3.75	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *	--	40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	--	62.5	°C/W

* When mounted on the minimum pad size recommended (PCB Mount)

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

Off Characteristics

BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$	100	--	--	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250\text{ }\mu\text{A}$, Referenced to 25°C	--	0.1	--	V/ $^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}$	--	--	1	μA
		$V_{DS} = 80\text{ V}, T_C = 150^\circ\text{C}$	--	--	10	μA
I_{GSSF}	Gate-Body Leakage Current, Forward	$V_{GS} = 20\text{ V}, V_{DS} = 0\text{ V}$	--	--	100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -20\text{ V}, V_{DS} = 0\text{ V}$	--	--	-100	nA

On Characteristics

$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$	1.0	--	2.0	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	$V_{GS} = 10\text{ V}, I_D = 3.65\text{ A}$	--	0.275	0.35	Ω
		$V_{GS} = 5\text{ V}, I_D = 3.65\text{ A}$	--	0.300	0.38	Ω
g_{FS}	Forward Transconductance	$V_{DS} = 30\text{ V}, I_D = 3.65\text{ A}$ (Note 4)	--	5.0	--	S

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$	--	220	290	pF
C_{oss}	Output Capacitance		--	55	72	pF
C_{rss}	Reverse Transfer Capacitance		--	12	15	pF

Switching Characteristics

$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 50\text{ V}, I_D = 7.3\text{ A},$ $R_G = 25\text{ }\Omega$ (Note 4, 5)	--	9	30	ns
t_r	Turn-On Rise Time		--	100	210	ns
$t_{d(off)}$	Turn-Off Delay Time		--	17	45	ns
t_f	Turn-Off Fall Time		--	50	110	ns
Q_g	Total Gate Charge	$V_{DS} = 80\text{ V}, I_D = 7.3\text{ A},$ $V_{GS} = 5\text{ V}$ (Note 4, 5)	--	4.6	6.0	nC
Q_{gs}	Gate-Source Charge		--	1.0	--	nC
Q_{gd}	Gate-Drain Charge		--	2.6	--	nC

Drain-Source Diode Characteristics and Maximum Ratings

I _S	Maximum Continuous Drain-Source Diode Forward Current		--	--	7.3	A
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current		--	--	29.2	A
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 7.3 A	--	--	1.5	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _S = 7.3 A, dI _F / dt = 100 A/μs (Note 4)	--	70	--	ns
Q _{rr}	Reverse Recovery Charge		--	140	--	nC

Notes:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. $L = 1.4\text{ mH}, I_{AS} = 7.3\text{ A}, V_{DD} = 25\text{ V}, R_G = 25\text{ }\Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq 7.3\text{ A}, di/dt \leq 300\text{ A}/\mu\text{s}, V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$
5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature








Figure 11. Transient Thermal Response Curve



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching Test Circuit & Waveforms



The top diagram shows a circuit for testing the body diode of a MOSFET. A MOSFET (DUT) is connected with its source to ground and its drain to a load inductor L and a DC supply V_{DD} . The gate is driven by a pulse generator V_{GS} through a gate resistor R_G . A current source I_{SD} is connected to the drain. The MOSFET is labeled "Same Type as DUT".

Below the circuit, three waveforms are shown:

- V_{GS} (Driver):** A square wave pulse. The duty cycle is defined as $D = \frac{\text{Gate Pulse Width}}{\text{Gate Pulse Period}}$. The pulse height is $10V$.
- I_{SD} (DUT):** The source-drain current. It shows a forward current I_{FM} during the gate pulse, followed by a reverse current I_{RM} during the recovery phase. The recovery phase is labeled di/dt .
- V_{DS} (DUT):** The drain-source voltage. It shows a forward voltage drop V_{SD} during the gate pulse, followed by a recovery voltage V_{DD} during the recovery phase. The recovery phase is labeled $Body\ Diode\ Recovery\ dv/dt$.


Package Dimensions

D²PAK



FQB7N10L / FQI7N10L

Technical drawing of a 3-pin connector. The drawing shows a top view and a side view. The top view dimensions are: overall width 9.90 ±0.20, overall height 13.08 ±0.20, pin spacing 2.54 TYP, pin width 1.27 ±0.10, and pin width 0.80 ±0.10. The side view dimensions are: overall height 13.40 MAX, pin height 1.20 ±0.20, and pin height 9.20 ±0.20. The drawing also shows a 45° chamfer on the pin and a 0.94 dimension for the pin length.



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™
Bottomless™
CoolFET™
CROSSVOLT™
E²CMOS™
FACT™
FACT Quiet Series™
FAST®
FASTr™
GTO™

HiSeC™
ISOPLANAR™
MICROWIRE™
POP™
PowerTrench®
QFET™
QS™
Quiet Series™
SuperSOT™-3
SuperSOT™-6

SuperSOT™-8
SyncFET™
TinyLogic™
UHC™
VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.