L4995

Automotive 5V, 500mA low drop voltage regulator

Datasheet - production data



Features

Max DC supply voltage	V_S	40V
Max output voltage tolerance	ΔV_o	+/-2%
Max dropout voltage	V_{dp}	500mV
Output current	I_o	500mA
Quiescent current	I_{qn}	3µA(1)

1. Typical value with regulator disabled

- AEC-Q100 qualified
- Operating DC supply voltage range 5.6 V to 31 V
- Low dropout voltage
- Low quiescent current consumption
- Reset circuit sensing of output voltage down to 1 V
- Programmable reset pulse delay with external capacitor
- Programmable watchdog timer with external capacitor
- Thermal shutdown and short circuit protection
- Wide temperature range (Tj = -40 °C to 150 °C)
- Enable input for enabling/disabling the voltage regulator

Description

L4995 is a family of monolithic integrated 5 V voltage regulators with a low drop voltage at currents of up to 500 mA, available in both 12 and 24 pin packages.

The output voltage regulating element consists of a p-channel MOS and regulation is performed regardless of input voltage transients of up to 40V.

The high precision of the output voltage is obtained using a pre-trimmed reference voltage. The L4995 family is protected against short circuit and overtemperature protection switches off the devices in the case of extremely high power dissipation. The L4995 integrates the watchdog, enable and externally programmable reset circuits. The L4995A features the externally programmable reset and enable. Finally the L4995R features the externally programmable reset.

The combination of such features makes this device particularly flexible and suitable to supply microprocessor systems in automotive applications.

Table 1. Device summary

Package	Order codes		
	Tube		Tape and reel
PowerSSO-12 (exposed pad)	L4995J - L4995AJ - L4995RJ		L4995JTR - L4995AJTR - L4995RJTR
PowerSSO-24 (exposed pad)	L4995K - L4995AK - L4995RK		L4995KTR - L4995AKTR - L4995RKTR
P/N	**Watchdog**	**Reset**	**Enable**
L4995J - L4995K	X	X	X
L4995AJ - L4995AK	-	X	X
L4995RJ - L4995RK	-	X	-

This is information on a product in full production. www.st.com

Contents

1 Block diagrams and pins descriptions 6

2 Electrical specifications 9

2.1 Absolute maximum ratings 9

2.2 Thermal data 10

2.3 Electrical characteristics 10

2.4 Electrical characteristics curves 13

2.5 Test circuit and waveforms plot 16

2.5.1 Load regulation 16

3 Application information 18

3.1 Voltage regulator 19

3.2 Reset 19

3.3 Watchdog 20

4 Package and PCB thermal data 22

4.1 PowerSSO-12 thermal data 22

4.2 PowerSSO-24 thermal data 25

5 Package and packing information 28

5.1 ECOPACK® 28

5.2 PowerSSO-24 mechanical data 30

5.3 PowerSSO-12 packing information 32

5.4 PowerSSO-24 packing information 33

6 Revision history 34

List of tables

Table 1. Device summary . . . 1
Table 2. Pins descriptions . . . 7
Table 3. Absolute maximum ratings . . . 9
Table 4. Thermal data . . . 10
Table 5. General . . . 10
Table 6. Reset . . . 11
Table 7. Watchdog . . . 12
Table 8. Enable . . . 12
Table 9. PowerSSO-12 thermal parameter . . . 24
Table 10. PowerSSO-24 thermal parameter . . . 27
Table 11. PowerSSO-12 mechanical data . . . 29
Table 12. PowerSSO-24 mechanical data . . . 31
Table 13. Document revision history . . . 34

List of figures

Figure 1. Block diagram of L4995 . . . 6
Figure 2. Block diagram of L4995A . . . 6
Figure 3. Block diagram of L4995R . . . 7
Figure 4. Pins configurations (L4995) . . . 8
Figure 5. Output voltage vs T_j . . . 13
Figure 6. Output voltage vs V_S . . . 13
Figure 7. Drop voltage vs output current . . . 13
Figure 8. Current consumption vs output current . . . 13
Figure 9. Current consumption vs input voltage . . . 13
Figure 10. Current limitation vs T_j . . . 13
Figure 11. Current limitation vs input voltage . . . 14
Figure 12. Short circuit current vs input voltage . . . 14
Figure 13. Output voltage vs enable voltage . . . 14
Figure 14. V_{En_high} vs T_j . . . 14
Figure 15. V_{EN_LOW} vsT_j . . . 14
Figure 16. V_{Rhth} vsT_j . . . 14
Figure 17. V_{Rlth} vs T_j . . . 15
Figure 18. V_{whth} vs T_j . . . 15
Figure 19. V_{wlth} vs T_j . . . 15
Figure 20. I_{cr} and I_{cwc} vs T_j . . . 15
Figure 21. I_{dr} and I_{cwd} vs T_j . . . 15
Figure 22. T_{wop} vs T_j . . . 15
Figure 23. PSRR . . . 16
Figure 24. Load regulation test circuit . . . 16
Figure 25. Maximum load variation response . . . 17
Figure 26. L4995 application schematic . . . 18
Figure 27. Stability region . . . 18
Figure 28. Behavior of output current versus regulated voltage V_o . . . 19
Figure 29. Reset timing diagram . . . 20
Figure 30. Watchdog timing diagram . . . 21
Figure 31. PowerSSO-12 PC board . . . 22
Figure 32. Rthj-amb vs PCB copper area in open box free air condition . . . 22
Figure 33. PowerSSO-12 thermal impedance junction ambient single pulse . . . 23
Figure 34. Thermal fitting model of Vreg in PowerSSO-12 . . . 23
Figure 35. PowerSSO-24 PC board . . . 25
Figure 36. Rthj-amb vs PCB copper area in open box free air condition . . . 25
Figure 37. PowerSSO-24 thermal impedance junction ambient single pulse . . . 26
Figure 38. Thermal fitting model of V_{reg} in PowerSSO-24 . . . 26
Figure 39. PowerSSO-12 package dimensions . . . 28
Figure 40. PowerSSO-24 package dimensions . . . 30
Figure 41. PowerSSO-12 tube shipment (no suffix) . . . 32
Figure 42. PowerSSO-12 tape and reel shipment (suffix “TR”) . . . 32
Figure 43. PowerSS0-24 tube shipment (no suffix) . . . 33
Figure 44. PowerSSO-24 tape and reel shipment (suffix “TR”) . . . 33

1 Block diagrams and pins descriptions

Figure 1. Block diagram of L4995



Figure 2. Block diagram of L4995A



Figure 3. Block diagram of L4995R



Table 2. Pins descriptions

Pin name	PowerSSO-12 pin #	PowerSSO-24 pin #	Function
E_n	1	13, 14, 15	Enable input (L4995 and L4996A only, otherwise not connected). If high regulator, watchdog and reset are operating. If low regulator, watchdog and reset are shutdown. Connect to Vs if not used.
NC	2, 4, 8	3, 5, 6, 9, 11	Not connected.
GND	3	16, 17, 18	Ground reference.
-	TAB	TAB, 1, 12	Substrate of the chip: connect the pins or the TAB to GND.
R_{es}	5	19, 20, 21	Reset output. It is pulled down when output voltage goes below V_{o_th} or frequency at Wi is too low. Leave floating if not used.
V_{cr}	6	22, 23, 24	Reset timing adjust. A capacitor between V_{cr} pin and GND. Sets the reset delay time (trd). Leave floating if Reset is not used.
V_{cw}	7	2	Watchdog timer adjust (L4995 only, otherwise not connected). A capacitor between V_{cw} pin and GND. Sets the time response of the watchdog monitor.

Table 2. Pins descriptions (continued)

Pin name	PowerSSO-12 pin #	PowerSSO-24 pin #	Function
W_i	9	4	Watchdog input (L4995 only, otherwise not connected). If the frequency at this input pin is too low, the Reset output is activated.
V_{os}	10	7	Regulator voltage output sensing.
V_o	11	8	5 voltage regulator output. Block to ground with a capacitor >100nF (needed for regulator stability).
V_S	12	10	Supply voltage. Block to ground directly at V_S pin with a ceramic capacitor (e.g. 200nF).

Figure 4. Pins configurations (L4995)



2 Electrical specifications

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the “Absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{Vsdc}	DC supply voltage	- 0.3 to 40	V
I_{Vsdc}	Input current	Internally limited	
V_{Vo}(1)	DC output voltage	- 0.3 to 6	V
I_{Vo}	DC output current	Internally limited	
V_{Wi}	Watchdog input voltage	-0.3 to V_{Vo} + 0.3	V
V_{od}	R_{es} output voltage	-0.3 to V_{Vo} + 0.3	V
I_{od}	R_{es} output current	Internally limited	
V_{cr}	V_{cr} voltage	- 0.3 to V_{Vo} + 0.3	V
V_{cw}	Watchdog delay voltage	- 0.3 to V_{Vo} + 0.3	V
V_{En}	Enable input	- 0.3 to V_{Vsdc} +0.3	V
T_j	Junction temperature	- 40 to 150	C
V_{ESD}	ESD voltage level (HBM-MIL STD 883C)	± 2	kV
V_{ESD}	ESD voltage level (CDM AEC-Q100-011)	750	V

1. Using the typical application schematic with Cout= 10 µF and Iout=0 A, when the regulator is switched-on, an overshoot exceeding 6 V could occur.This behavior does not impact the reliability of the regulator.

2.2 Thermal data

For details, please refer to *Section 4.1: PowerSSO-12 thermal data* and *Section 4.2: PowerSSO-24 thermal data*.

Table 4. Thermal data(1)

Symbol	Parameter	Value	Unit
$R_{thj\text{-}case}$	Thermal resistance Junction to Case: PowerSSO-12 PowerSSO-24	 5 4	 °K/W °K/W
$R_{thj\text{-}amb}$	Thermal resistance Junction to Ambient: PowerSSO-12 PowerSSO-24	 52 38	 °K/W °K/W

1. The values quoted are for PCB 77mm x 86mm x 1.6mm, FR4, double layer; Copper thickness 0.070mm Copper area 3cm2 Thermal Vias, Thermal vias separation 1.2 mm, Thermal via diameter 0.3 mm +/- 0.08 mm, Cu thickness on vias 0.025 mm.

2.3 Electrical characteristics

Values specified in this section are for V_s = 5.6V to 31V, T_j = -40 °C to +150 °C unless otherwise stated.

Table 5. General

Pin	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V_o	V_{o_ref}	Output voltage	V_S = 5.6 to 31V I_o = 0 to 500mA	4.9	5.00	5.1	V
V_o	I_{short}	Short circuit current	V_S = 13.5V (1)	550	800	1050	mA
V_o	I_{lim}(2)	Output current limitation	V_S = 13.5V (1)	600	900	1250	mA
V_S, V_o	V_{line}	Line regulation voltage	V_S = 5.6 to 31V I_o = 0 to 500mA			25	mV
V_o	V_{load}	Load regulation voltage	I_o = 0 to 500mA			25	mV
V_S, V_o	V_{dp}(3)	Drop voltage	I_o = 400mA		270	500	mV
V_S, V_o	SVR	Ripple rejection	f_r = 100 Hz (4)	55			dB
V_S, V_o	I_{qs}	Current consumption with regulator disabled	V_S = 13.5V, E_n = low		3	10	µA
V_S, V_o	I_{qn_1}	Current consumption with regulator enabled	V_S = 13.5V, I_o < 1mA,		90	160	µA
V_S, V_o	I_{qn_50}	Current consumption with regulator enabled	V_S = 13.5V, I_o = 50mA,		290	400	µA

Table 5. General (continued)

Pin	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
V_S, V_o	I_{qn_150}	Current consumption with regulator enabled	V_S = 13.5V, I_o = 150mA,		740	1000	µA
V_S, V_o	I_{qn_250}	Current consumption with regulator enabled	V_S= 13.5V, I_o= 250mA,		1	1.4	mA
V_S, V_o	I_{qn_500}	Current consumption with regulator enabled	V_S= 13.5V, I_o= 500mA,		2.1	2.7	mA
	T_w	Thermal protection temperature		150		190	°C
	T_{w_hy}	Thermal protection temperature hysteresis			10		°C

1. See *Figure 28*.
2. Measured output current when the output voltage has dropped 100mV from its nominal value obtained at Vs=13.5V and I_o= 250mA.
3. Vs-V_o measured when the output voltage has dropped 100mV from its nominal value obtained at Vs=13.5V and I_o= 250mA.
4. Guaranteed by design.

Table 6. Reset

Pin	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
R_{es}	V_{res_l}	Reset output low voltage	R_{ext} = 5kΩ to V_o, V_o > 1V			0.4	V
R_{es}	I_{Res_lkg}	Reset output high leakage current	V_{Res} = 5V			1	µA
R_{es}	R_{Res}	Pull up internal resistance (versus V_o)		10	20	40	kΩ
R_{es}	V_{o_th}	V_o out of regulation threshold	V_S = 5.6 to 31V I_o = 1 to 500mA	6%	8%	10%	below V_{o_ref}
V_{cr}	V_{Rlth}	Reset delay circuit low threshold	V_S = 13.5V	10%	13%	16%	V_{o_ref}
V_{cr}	V_{Rhth}	Reset delay circuit high threshold	V_S =13.5V	44%	47%	50%	V_{o_ref}
V_{cr}	I_{cr}	Charge current	V_S = 13.5V	8	15	30	µA
V_{cr}	I_{dr}	Discharge current	V_S = 13.5V	8	15	30	µA
R_{es}	T_{rr}	Reset reaction time(1)	V_o = V_{o_th} -100mV	100	250	700	µs
R_{es}	T_{rd}	Reset delay time	V_S = 13.5V, C_{tr} = 47nF	12	33	73	ms

1. When V_o becomes lower than 4V, the reset reaction time decreases down to 2µs assuring a faster reset condition in this particular case.

Table 7. Watchdog

Pin	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
W_i	Vih	Input high voltage	V_S = 13.5V	3.5			V
W_i	Vil	Input low voltage	V_S = 13.5V			1.5	V
W_i	Vih	Input hysteresis	V_S = 13.5V		500		mV
W_i	I_{wi}	Pull down current	V_S = 13.5V V_{wi} = 3.5V		6	10	µA
V_{cw}	V_{wlth}	Low threshold	V_S = 13.5V	10%	13%	16%	V_{o_ref}
V_{cw}	V_{whth}	High threshold	V_S = 13.5V	44%	47%	50%	V_{o_ref}
V_{cw}	I_{cwc}	Charge current	V_S = 13.5V, V_{cw} = 0.1V	5	10	20	µA
V_{cw}	I_{cwd}	Discharge current	V_S = 13.5V, V_{cw} = 2.5V	1.25	2.5	5	µA
V_{cw}	T_{wop}	Watchdog period	V_S = 13.5V, C_{tw} = 47nF	20	40	80	ms
R_{es}	t_{wol}	Watchdog output low time	V_S = 13.5V, C_{tw} = 47nF	4	8	16	ms

Table 8. Enable

Pin	Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
E_n	V_{En_low}	E_n input low voltage				1	V
E_n	V_{En_high}	E_n input high voltage		3			V
E_n	V_{En_hyst}	E_n input hysteresis			830		mV
E_n	I_{En}	Pull down current	V_S = 13.5V		10	18	µA

2.4 Electrical characteristics curves

Figure 5. Output voltage vs T_j



Figure 6. Output voltage vs V_S



Figure 7. Drop voltage vs output current



Figure 8. Current consumption vs output current



Figure 9. Current consumption vs input voltage



Figure 10. Current limitation vs T_j



Figure 11. Current limitation vs input voltage



Figure 12. Short circuit current vs input voltage



Figure 13. Output voltage vs enable voltage



Figure 14. V_{En_high} vs T_j



Figure 15. V_{EN_LOW} vsT_j



Figure 16. V_{Rhth} vsT_j



Figure 17. V_{Rlth} vs T_j



Figure 18. V_{whth} vs T_j



Figure 19. V_{wlth} vs T_j



Figure 20. I_{cr} and I_{cwc} vs T_j



Figure 21. I_{dr} and I_{cwd} vs T_j



Figure 22. T_{wop} vs T_j



Figure 23. PSRR



2.5 Test circuit and waveforms plot

2.5.1 Load regulation

Figure 24. Load regulation test circuit



Figure 25. Maximum load variation response



3 Application information

Figure 26. L4995 application schematic



Note: The input capacitor Cs > 200nF is necessary for the smoothing of line disturbances. The output capacitor Co1> 100nF is necessary for the stability of the regulation loop. In order to dampen output voltage oscillations during high load current surges, it is recommended an additional electrolytic capacitor Co2 > 10µF to be placed at the output pin.

Figure 27. Stability region



Note: The curve which describes the minimum ESR is derived from characterization data on the regulator with connected ceramic capacitors which feature low ESR values (at 100 kHz). Any capacitor with further lower ESR than the given plot value must be evaluated in each and every case.

3.1 Voltage regulator

Voltage regulator uses a p-channel transistor as a regulating element. With this structure, very low dropout voltage at current up to 500mA is obtained. The output voltage is regulated up to transient input supply voltage of 40V. No functional interruption due to over-voltage pulses is generated. A short circuit protection to GND is provided.

The voltage regulator is active when E_n is high.

Figure 28. Behavior of output current versus regulated voltage V_o



3.2 Reset

The reset circuit supervises the output voltage V_o. The V_{o_th} reset threshold is defined with the in-ternal reference voltage and a resistor output divider. If the output voltage becomes lower than V_{o_th} then R_{es} goes low with a reaction time t_{rr}. The reset low signal is guaranteed for an output voltage V_o greater than 1V.

When the output voltage becomes higher than V_{o_th} then R_{es} goes high with a delay t_{rd}. This delay is obtained by an internal oscillator.

The oscillator period is given by:

Equation 1

$$T_{osc} = [(V_{Rhth}\text{-}V_{Rlth}) \times C_{tr}] / I_{cr} + [(V_{Rhth}\text{-}V_{Rlth}) \times C_{tr}] / I_{dr}$$

where:

I_{cr}:is an internally generated charge current

I_{dr}:is an internally generated discharge current

V_{Rhth}, **V_{Rlth}**:are two voltages defined with the output voltage and a resistor output divider

C_{tr}:is an external capacitance.

t_{rd} is given by:

Equation 2

$$t_{rd} = (V_{Rhth} \times C_{tr})/I_{cr} + 3 \times T_{osc}$$

Reset is active when E_n is high.

Figure 29. Reset timing diagram



3.3 Watchdog

A connected microcontroller is monitored by the watchdog input W_i. If pulses are missing, the Reset output pin is set to low. The pulse sequence time can be set within a wide range with the external capacitor, C_{tw}. The watchdog circuit discharges the capacitor C_{tw}, with the constant current I_{cwd}. If the lower threshold V_{wlth} is reached, a watchdog reset is generated. To prevent this the microcontroller must generate a positive edge during the discharge of the capacitor before the voltage has reached the threshold V_{wlth}. In order to calculate the minimum time t, during which the micro-controller must output the positive edge, the following equation can be used:

Equation 3

$$(V_{whth}\text{-}V_{wlth}) \times C_{tw} = I_{cwd} \times t$$

Every W_i positive edge switches the current source from discharging to charging. The same happens when the lower threshold is reached. When the voltage reaches the upper threshold, V_{whth}, the current switches from charging to discharging. The result is a saw-tooth voltage at the watchdog timer capacitor C_{tw}.

Figure 30. Watchdog timing diagram



4 Package and PCB thermal data

4.1 PowerSSO-12 thermal data

Figure 31. PowerSSO-12 PC board



Note: Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm,PCB thickness=1.6mm, Cu thickness=70μm (front and back side) Thermal vias separation 1.2 mm, Thermal via diameter 0.3 mm +/- 0.08 mm, Cu thickness on vias 0.025 mm, Footprint dimension 4.1 mm x 6.5 mm).

Figure 32. $R_{thj\text{-}amb}$ vs PCB copper area in open box free air condition



Figure 33. PowerSSO-12 thermal impedance junction ambient single pulse



Equation 4: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where $\delta = t_P/T$

Figure 34. Thermal fitting model of Vreg in PowerSSO-12



Table 9. PowerSSO-12 thermal parameter

Area/island (cm^2)	Footprint	2	8
R1 (°C/W)	0.45		
R2 (°C/W)	1.79		
R3 (°C/W)	7		
R4 (°C/W)	10	10	9
R5 (°C/W)	22	15	10
R6 (°C/W)	26	20	15
C1 (W.s/°C)	0.001		
C2 (W.s/°C)	0.0022		
C3 (W.s/°C)	0.05		
C4 (W.s/°C)	0.2	0.1	0.1
C5 (W.s/°C)	0.27	0.8	1
C6 (W.s/°C)	3	6	9

4.2 PowerSSO-24 thermal data

Figure 35. PowerSSO-24 PC board



Note: Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm,PCB thickness=1.6mm, Cu thickness=70µm (front and back side) Thermal vias separation 1.2 mm, Thermal via diameter 0.3 mm +/- 0.08 mm, Cu thickness on vias 0.025 mm, Footprint dimension 4.1 mm x 6.5 mm).

Figure 36. $R_{thj\text{-}amb}$ vs PCB copper area in open box free air condition



Figure 37. PowerSSO-24 thermal impedance junction ambient single pulse



Equation 5: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1-\delta)$$

where $\delta = t_P/T$

Figure 38. Thermal fitting model of V_{reg} in PowerSSO-24



Table 10. PowerSSO-24 thermal parameter

Area/island (cm^2)	Footprint	2	8
R1 (°C/W)	0.45		
R2 (°C/W)	1.79		
R3 (°C/W)	6		
R4 (°C/W)	7.7		
R5 (°C/W)	9	9	8
R6 (°C/W)	28	17	10
C1 (W.s/°C)	0.001		
C2 (W.s/°C)	0.0022		
C3 (W.s/°C)	0.025		
C4 (W.s/°C)	0.75		
C5 (W.s/°C)	1	4	9
C6 (W.s/°C)	2.2	5	17

5 Package and packing information

5.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK® is an ST trademark.

Figure 39. PowerSSO-12 package dimensions



Table 11. PowerSSO-12 mechanical data

Symbol	Millimeters		
	Min.	Typ.	Max.
A	1.250		1.620
A1	0.000		0.100
A2	1.100		1.650
B	0.230		0.410
C	0.190		0.250
D	4.800		5.000
E	3.800		4.000
e		0.800	
H	5.800		6.200
h	0.250		0.500
L	0.400		1.270
k	0º		8º
X	2.200		2.800
Y	2.900		3.500
ddd			0.100

5.2 PowerSSO-24 mechanical data

Figure 40. PowerSSO-24 package dimensions



Table 12. PowerSSO-24 mechanical data[1][2]

Symbol	Millimeters		
	Min.	Typ.	Max.
A			2.45
A2	2.15		2.35
a1	0		0.10
b	0.33		0.51
c	0.23		0.32
D[3]	10.10		10.50
E[3]	7.40		7.60
e		0.8	
e3		8.8	
F		2.3	
G			0.1
G1			0.06
H	10.1		10.5
h			0.4
k	0°		8°
L	0.55		0.85
O		1.2	
Q		0.8	
S		2.9	
T		3.65	
U		1	
N			10º
X	4.1		4.7
Y	6.5 4.9[4]		7.1 5.5[4]

1. No intrusion allowed inwards the leads.
2. Flash or bleeds on exposed die pad shall not exceed 0.4 mm per side
3. “D and E” do not include mold Flash or protusions.
   Mold Flash or protusions shall not exceed 0.15 mm.
4. Variations for small window leadframe option.

5.3 PowerSSO-12 packing information

Figure 41. PowerSSO-12 tube shipment (no suffix)



Base q.ty	100
Bulk q.ty	2000
Tube length (± 0.5)	532
A	1.85
B	6.75
C (± 0.1)	0.6

All dimensions are in mm.

Figure 42. PowerSSO-12 tape and reel shipment (suffix "TR")



REEL DIMENSIONS

Base q.ty	2500
Bulk q.ty	2500
A (max)	330
B (min)	1.5
C (± 0.2)	13
F	20.2
G (+ 2 / -0)	12.4
N (min)	60
T (max)	18.4

TAPE DIMENSIONS

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb. 1986

Tape width	W	12
Tape hole spacing	P0 (± 0.1)	4
Component spacing	P	8
Hole diameter	D (± 0.05)	1.5
Hole diameter	D1 (min)	1.5
Hole position	F (± 0.1)	5.5
Compartment depth	K (max)	4.5
Hole spacing	P1 (± 0.1)	2

All dimensions are in mm.





5.4 PowerSSO-24 packing information

Figure 43. PowerSS0-24 tube shipment (no suffix)



GAPGCFT00002

Figure 44. PowerSSO-24 tape and reel shipment (suffix “TR”)



Reel dimensions

Base Q.ty	1000
Bulk Q.ty	1000
A (max)	330
B (min)	1.5
C (± 0.2)	13
F	20.2
G (+ 2 / -0)	24.4
N (min)	100
T (max)	30.4

Tape dimensions
According to Electronic Industries Association
(EIA) Standard 481 rev. A, Feb 1986

Tape width	W	24
Tape Hole Spacing	P0 (± 0.1)	4
Component Spacing	P	12
Hole Diameter	D (± 0.05)	1.55
Hole Diameter	D1 (min)	1.5
Hole Position	F (± 0.1)	11.5
Compartment Depth	K (max)	2.85
Hole Spacing	P1 (± 0.1)	2

All dimensions are in mm.





GAPGCFT00421

6 Revision history

Table 13. Document revision history

Date	Revision	Changes
26-May-2006	1	Initial release.
05-Jan-2007	2	L4995A and L4995R versions added: *Features* section updated and table added. *Table 1* updated. *Table 5: General*, Watchdog Iwi entry updated. *Figure 2: Block diagram of L4995A* and *Figure 3: Block diagram of L4995R* added. *Table 2: Pins descriptions* updated. *Table 4: Thermal data* updated. *List of tables* and *List of figures* added. Packaging information provided in new format. *Table 11: PowerSSO-12 mechanical data* X and Y values updated. Some sections reformatted for clarity. New disclaimer added.
18-May-2007	3	Updated *Table 2: Pins descriptions*. Updated *Figure 4: Pins configurations (L4995)*. *Table 1: Device summary* changed title.
09-Jul-2007	4	Updated *Table 2: Pins descriptions*.
09-Aug-2007	5	Updated *Table 2: Pins descriptions*. Updated *Table 12: PowerSSO-24 mechanical data*.

Table 13. Document revision history (continued)

Date	Revision	Changes
07-Dec-2007	6	Updated *Section 2.2: Thermal data*: – corrected note changing single layer with double layer. Updated *Table 5: General*: – changed I_{short} typ. value from 750 to 800 mA – added I_{short} max. value – changed I_{lim} typ. value from 820 to 900 mA – added I_{lim} max. value – added I_{lim} note – added V_{dp} note – changed I_{qn_1} typ. value from 110 to 90 µA – added I_{qn_1} max. value – added I_{qn_50} max. value – added I_{qn_150} max. value – changed I_{qn_250} typ. value from 1.2 to 1 mA – added I_{qn_250} max. value – changed I_{qn_500} typ. value from 2.4 to 2.1 mA – added I_{qn_500} max. value Updated *Table 6: Reset*: – changed V_{Rlth} parameter definition from “Reset timing low” to “Reset delay circuit low threshold” – changed V_{Rhth} parameter definition from “Reset timing high” to “Reset delay circuit high threshold” – added T_{rd} min. and max. values Updated *Table 7: Watchdog*: – added I_{wi} max value Updated *Table 8: Enable*: – changed Pull down current symbol from $R_{En\ to}\ I_{En}$ – changed I_{En} typ. value from 2.5 to 10 µA – added I_{En} max. value Added *Section 2.4: Electrical characteristics curves*. Added *Section 2.5: Test circuit and waveforms plot*. Added *Section 4: Package and PCB thermal data*
03-Oct-2008	7	Updated PowerSSO-24 information: – changed *Figure 40: PowerSSO-24 package dimensions* – changed *Table 12: PowerSSO-24 mechanical data*.
19-Mar-2009	8	Updated *Table 4: Thermal data*
19-May-2009	9	Updated *Table 2: Pins descriptions*. Updated *Figure 4: Pins configurations (L4995)* – Changed GND to substrate

Table 13. Document revision history (continued)

Date	Revision	Changes
24-Jun-2009	10	*Table 12: PowerSSO-24 mechanical data*: – Deleted A (min) value – Changed A (max) value from 2.50 to 2.45 – Changed A2 (max) value from 2.40 to 2.35 – Updated K row – Changed L (min) value from 0.6 to 0.55 – Changed L (max) value from 1 to 0.85
12-Jul-2010	11	Added *Figure 27: Stability region*.
09-Mar-2012	12	Added footnote in *Table 3: Absolute maximum ratings*.
17-Oct-2012	13	*Table 6: Reset*: – T_{rd}: updated min, typ and max values
20-Sep-2013	14	Updated disclaimer.
17-Sep-2018	15	Updated title and *Features*. Minor text changes.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved