

# EZ-BLE™ PRoC™ XR Module

### **General Description**

The CYBLE-2X20XX-X1 is a Bluetooth<sup>®</sup> Low Energy (BLE) wireless module solution. The CYBLE-2X20XX-X1 is a turnkey solution and includes onboard crystal oscillators, passive components, and the Cypress PRoC™ BLE. Refer to the CYBL1XX7X datasheet for additional details on the capabilities of the PRoC BLE device used on this module.

The CYBLE-2X20XX-X1 supports a number of peripheral functions (ADC, timers, counters, PWM) and serial communication protocols ( $I^2$ C, UART, SPI) through its programmable architecture. The CYBLE-2X20XX-X1 includes a royalty-free BLE stack compatible with Bluetooth 4.2 and provides up to 19 GPIOs in a 15.0 × 23.0 × 2.0 mm package.

The CYBLE-2X20XX-X1 is offered in two certified versions (CYBLE-212006-01 and CYBLE-202007-01), as well as an uncertified version (CYBLE-202013-11). The CYBLE-212006-01 includes an integrated trace antenna. The CYBLE-202007-01 supports an external antenna via a u-FL connector. The CYBLE-202013-11 supports an external antenna through a RF solder pad output. The CYBLE-202013-11 does not include a RF shield and is not regulatory certified.

#### **Module Description**

- Module size: 15.00 mm × 23.00 mm × 2.00 mm
- Extended Range:
  - □ Up to 400 meters bi-directional communication<sup>[1,2]</sup>
  - ☐ Up to 450 meters in beacon only mode<sup>[1]</sup>
- Bluetooth 4.2 qualified single-mode module

□ QDID: 88957

□ Declaration ID: D032786

- Footprint compatible options for integrated antenna or antenna-less design options
- Certified to FCC, IC, MIC, KC, and CE regulations (CYBLE-212006-01 and CYBLE-202007-01 only)
- Castelated solder pad connections for ease-of-use
- 256-KB flash memory, 32-KB SRAM memory
- Up to 19 GPIOs
- Industrial temperature range: -40 °C to +85 °C
- 32-bit processor (0.9 DMIPS/MHz) operating up to 48 MHz
- Watchdog timer with dedicated internal low-speed oscillator

#### **Power Consumption**

- Maximum TX output power: +7.5 dbm
- RX Receive Sensitivity: -93 dbm
- Received signal strength indicator (RSSI) with 1-dB resolution Notes

- TX current consumption
  - □ BLE silicon: 15.6 mA (radio only, 0 dbm)□ RFX2401C: 27 mA (PA/LNA only, +7.5 dBm)
- RX current consumption
  - □ BLE silicon: 16.4 mA (radio only, 0 dbm)
  - RFX2401C: 8.0 mA (PA/LNA only)
- Cypress CYBL1XX7X silicon low power mode support
  - Deep Sleep: 1.3 μA with watch crystal oscillator (WCO) on
  - □ Hibernate: 150 nA with SRAM retention
  - ☐ Stop: 60 nA with XRES wakeup

#### **Functional Capabilities**

- Up to 18 capacitive sensors for buttons or sliders
- 12-bit, 1-Msps SAR ADC with internal reference, sample-and-hold (S/H), and channel sequencer
- Two serial communication blocks (SCBs) supporting I<sup>2</sup>C (master/slave), SPI (master/slave), or UART
- Four dedicated 16-bit timer, counter, or PWM blocks (TCPWMs)
- LCD drive supported on all GPIOs (common or segment)
- Programmable low voltage detect (LVD) from 1.8 V to 3.6 V
- I<sup>2</sup>S master interface
- BLE protocol stack supporting generic access profile (GAP) Central, Peripheral, Observer, or Broadcaster roles
- Switches between Central and Peripheral roles on-the-go
- Standard BLE profiles and services for interoperability
- Custom profile and service for specific use cases

### **Benefits**

CYBLE-2X20XX-X1 is provided as a turnkey solution, including all necessary hardware required to use BLE communication standards.

- Proven hardware design ready to use
- Cost optimized for applications without space constraint
- Reprogrammable architecture
- Fully certified module eliminates the time needed for design, development and certification
- Bluetooth SIG qualified with QDID and Declaration ID
- Flexible communication protocol support
- PSoC Creator<sup>TM</sup> provides an easy-to-use integrated design environment (IDE) to configure, develop, program, and test a BLE application
- 1. Connection range tested module-to-module in full line-of-sight environment, free of obstacles or interference sources with output power of +7.5 dBm.
- 2. Specified as EZ-BLE XR module to module range. Mobile phone connection range will decrease based on the PA/LNA performance of the mobile phone used.



#### More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right module for your design, and to help you to quickly and effectively integrate the module into your design.

- Overview: EZ-BLE Module Portfolio, Module Roadmap
- EZ-BLE PRoC Product Overview
- PRoC BLE Silicon Datasheet
- Application notes: Cypress offers a number of BLE application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with EZ-BLE modules are:
  - □ AN96841 Getting Started with EZ-BLE Module
  - □ AN94020 Getting Started with PRoC BLE
  - □ AN97060 PSoC® 4 BLE and PRoC™ BLE Over-The-Air (OTA) Device Firmware Upgrade (DFU) Guide
  - □ AN91162 Creating a BLE Custom Profile
  - □ AN91184 PSoC 4 BLE Designing BLE Applications
  - AN92584 Designing for Low Power and Estimating Battery Life for BLE Applications
  - □ AN85951 PSoC® 4 CapSense® Design Guide
  - □ AN95089 PSoC® 4/PRoC™ BLE Crystal Oscillator Selection and Tuning Techniques
  - □ AN91445 Antenna Design and RF Layout Guidelines
- Technical Reference Manual (TRM):
  - □ PRoC<sup>®</sup> BLE Technical Reference Manual
  - □ PRoC Programming Specifications

#### ■ Knowledge Base Articles

- □ KBA212334 Pin Mapping Differences Between the EZ-BLE PRoC<sup>®</sup> Evaluation Boards (CYBLE-212006-EVAL/CY-BLE-202007-EVAL/CYBLE-202013-EVAL) and the BLE Pioneer Kit (CY8CKIT-042-BLE)
- □ KBA97095 EZ-BLE™ Module Placement
- □ KBA216380 RF Regulatory Certifications for CY-BLE-212006-01 and CYBLE-202007-01 EZ-BLE™ PRoC® XR Modules
- □ KBA213976 FAQ for BLE and Regulatory Certifications with EZ-BLE modules
- □ KBA210802 Queries on BLE Qualification and Declaration Processes

#### ■ Development Kits:

- □ CYBLE-212006-EVAL, CYBLE-212006-01 Eval Board
- □ CYBLE-202007-EVAL, CYBLE-202007-01 Eval Board
- □ CYBLE-202013-EVAL, CYBLE-202013-11 Eval Board
- □ CY8CKIT-042-BLE, Bluetooth® Low Energy Pioneer Kit
- □ CY8CKIT-002, PSoC® MiniProg3 Program and Debug Kit
- Test and Debug Tools:
  - CYSmart, Bluetooth<sup>®</sup> LE Test and Debug Tool (Windows)
  - □ CYSmart Mobile, Bluetooth<sup>®</sup> LE Test and Debug Tool (Android/iOS Mobile App)

## Two Easy-To-Use Design Environments to Get You Started Quickly

### PSoC<sup>®</sup> Creator™ Integrated Design Environment (IDE)

PSoC Creator is an Integrated Design Environment (IDE) that enables concurrent hardware and firmware editing, compiling and debugging of PSoC 3, PSoC 4, PSoC 5LP, PSoC 4 BLE, PRoC BLE and EZ-BLE module systems with no code size limitations. PSoC peripherals are designed using schematic capture and simple graphical user interface (GUI) with over 120 pre-verified, production-ready PSoC Components™.

PSoC Components are analog and digital "virtual chips," represented by an icon that users can drag-and-drop into a design and configure to suit a broad array of application requirements.

#### Bluetooth Low Energy Component

The Bluetooth Low Energy Component inside PSoC Creator provides a comprehensive GUI-based configuration window that lets you quickly design BLE applications. The Component incorporates a Bluetooth Core Specification v4.2 compliant BLE protocol stack and provides API functions to enable user applications to interface with the underlying Bluetooth Low Energy Sub-System (BLESS) hardware via the stack.

#### **EZ-Serial™ BLE Firmware Platform**

The EZ-Serial Firmware Platform provides a simple way to access the most common hardware and communication features needed in BLE applications. EZ-Serial implements an intuitive API protocol over the UART interface and exposes various status and control signals through the module's GPIOs, making it easy to add BLE functionality quickly to existing designs.

Use a simple serial terminal and evaluation kit to begin development without requiring an IDE. Refer to the EZ-Serial webpage for User Manuals and instructions for getting started as well as detailed reference materials.

EZ-BLE modules are pre-flashed with the EZ-Serial Firmware Platform. If you do not have EZ-Serial pre-loaded on your module, you can download each EZ-BLE module's firmware images on the EZ-Serial webpage.

#### **Technical Support**

- Frequently Asked Questions (FAQs): Learn more about our BLE ECO System.
- Forum: See if your question is already answered by fellow developers on the PSoC 4 BLE and PRoC BLE forums.
- Visit our support page and create a technical support case or contact a local sales representatives. If you are in the United States, you can talk to our technical support team by calling our toll-free number: +1-800-541-4736. Select option 2 at the prompt.



### **Contents**

Overview	4
Module Description	4
Pad Connection Interface	
Recommended Host PCB Layout	7
Digital and Analog Capabilities	
and Connections	9
Power Supply Connections	
and Recommended External Components	10
Connection Options	
External Component Recommendation	10
Antenna Matching Network Requirements	
for CYBLE-202013-11	
Critical Components List	14
Antenna Design	
Qualified Antenna for CYBLE-202007-01	
and CYBLE-202013-11	14
Power Amplifier (PA)	
and Low Noise Amplifier (LNA)	14
Enabling Extended Range Feature	15
Low Power Operation	15
Electrical Specification	16
GPIO	18
XRES	19
Digital Peripherals	
Serial Communication	23
Memory	24
System Resources	25

Environmental Specifications	30
Environmental Compliance	30
RF Certification	
Safety Certification	30
Environmental Conditions	. 30
ESD and EMI Protection	. 30
Regulatory Information	. 31
FCC	
Innovation, Science and Economic	
Development (ISED) Canada Certification	. 32
European Declaration of Conformity	. 33
MIC Japan	
KC Korea	. 33
Packaging	. 34
Ordering Information	. 36
Part Numbering Convention	. 36
Acronyms	. 37
Document Conventions	. 37
Units of Measure	. 37
Document History Page	
Sales, Solutions, and Legal Information	. 39
Worldwide Sales and Design Support	. 39
Products	
PSoC® Solutions	. 39
Cypress Developer Community	. 39
Tachnical Support	30



#### Overview

#### **Module Description**

The CYBLE-2X20XX-X1 module is a complete module designed to be soldered to the applications main board.

Module Dimensions and Drawing

Cypress reserves the right to select components (including the appropriate BLE device) from various vendors to achieve the BLE module functionality. Such selections will still guarantee that all height restrictions of the component area are maintained. Designs should be held within the physical dimensions shown in the mechanical drawings in Figure 1. All dimensions are in millimeters (mm).


**Table 1. Module Design Dimensions** 


Dimension Item	Specification	
Module dimensions	Length (X)	15.00 ± 0.15 mm
Module difficults	Width (Y)	23.00 ± 0.15 mm
Antenna location dimensions	Length (X)	15.00 ± 0.15 mm
Afficentia location differisions	Width (Y)	4.65 ± 0.15 mm
PCB thickness	Height (H)	0.80 ± 0.10 mm
Shield height	Height (H)	1.20 ± 0.10 mm
Maximum component height	Height (H)	1.20 mm typical (shield) - CYBLE-212006-01 1.25 mm typical (connector) - CYBLE-202007-01 0.75mm typical (crystal) - CYBLE-202013-11
Total module thickness (bottom of module to highest component)	Height (H)	2.00 mm typical - CYBLE-212006-01 2.05 mm typical - CYBLE-202007-01 1.55 mm typical - CYBLE-202013-11

See Figure 1 on page 5 for the mechanical reference drawing for CYBLE-2X20XX-X1.




Figure 1. Module Mechanical Drawing





**Top View (View from Top)** 

**Side View** 



MODULE PAD ASSIGNMENT: PAD1:GND PAD2:XRES PAD3:P4.0 PAD4P3.7 PAD5/P3,6 PAD6:P3.5 PAD7:P3.4 PAD8:VREF PAD9:P2.6 PAD10:P2.4 PAD11:P2.3 PAD12:P2.2 PAD13:P2.0 PAD14:P1.7 PAD15:P1.6 PAD16:P1.5 PAD17:P1.4 PAD18:P0.7 PAD19:P1.0 PAD20:P0.4 PAD21:P0.5 PAD22:VDD PAD23:P0.6 PAD24:GND PAD25:GND PAD26:GND PAD27:GND PAD28:VDDR PAD29:GND-for 202013 only PAD30:ANT-for 202013 only

### **Bottom View (Seen from Bottom)**

#### Note

No metal or traces should be located beneath or above the antenna area. Only bare PCB material should be located beneath the antenna area. For more information
on recommended host PCB layout, see Figure 3, Figure 4, Figure 5 and Figure 6, and Table 3.




#### **Pad Connection Interface**

As shown in the bottom view of Figure 1 on page 5, the CYBLE-2X20XX-X1 connects to the host board via solder pads on the backside of the module. Table 2 and Figure 2 detail the solder pad length, width, and pitch dimensions of the CYBLE-2X20XX-X1 module.

Table 2. Solder Pad Connection Description

Name	Connections	Connection Type	Pad Length Dimension	Pad Width Dimension	Pad Pitch
SP	30	Solder Pads	1.02 mm	0.71 mm	1.27 mm


Figure 2. Solder Pad Dimensions (Seen from Bottom)



To maximize RF performance, the host layout should follow these recommendations:

- The ideal placement of the Cypress BLE module is in a corner of the host board with the trace antenna located at the far corner.
   This placement minimizes the additional recommended keep out area stated in item 2. Please refer to AN96841 for module placement best practices.
- 2. To maximize RF performance, the area immediately around the Cypress BLE module trace antenna should contain an additional keep out area, where no grounding or signal trace are contained. The keep out area applies to all layers of the host board. The recommended dimensions of the host PCB keep out area are shown in Figure 3 (dimensions are in mm).

Figure 3. Recommended Host PCB Keep Out Area Around the CYBLE-2X20XX-X1 Antenna




Host PCB Keep Out Area Around Trace Antenna



### **Recommended Host PCB Layout**


Figure 4, Figure 5, Figure 6, and Table 3 provide details that can be used for the recommended host PCB layout pattern for the CYBLE-212006-01. Dimensions are in millimeters unless otherwise noted. Pad length of 1.27 mm (0.635 mm from center of the pad on either side) shown in Figure 6 is the minimum recommended host pad length. The host PCB layout pattern can be completed using either Figure 4, Figure 5, or Figure 6. It is not necessary to use all figures to complete the host PCB layout pattern.

Figure 4. Host Layout Pattern for CYBLE-2X20XX-X1



Top View (Seen on Host PCB)

Figure 5. Module Pad Location from Origin



Top View (Seen on Host PCB)




Table 3 provides the center location for each solder pad on the CYBLE-2X20XX-X1. All dimensions reference the to the center of the solder pad. Refer to Figure 6 for the location of each module solder pad.


**Table 3. Module Solder Pad Location** 

Solder Pad (Center of Pad)	Location (X,Y) from Orign (mm)	Dimension from Orign (mils)
1	(0.38, 10.54)	(14.96, 414.96)
2	(0.38, 11.81)	(14.96, 464.96)
3	(0.38, 13.08)	(14.96, 514.96)
4	(0.38, 14.35)	(14.96, 564.96)
5	(0.38, 15.62)	(14.96, 614.96)
6	(0.38, 16.89)	(14.96, 664.96)
7	(0.38, 18.16)	(14.96, 714.96)
8	(0.38, 19.43)	(14.96, 764.96)
9	(0.38, 20.70)	(14.96, 814.96)
10	(0.38, 21.97)	(14.96, 864.96)
11	(2.32, 22.62)	(91.34, 890.55)
12	(3.59, 22.62)	(141.34, 890.55)
13	(4.86, 22.62)	(191.34, 890.55)
14	(6.13, 22.62)	(241.34, 890.55)
15	(7.40, 22.62)	(291.34, 890.55)
16	(8.67, 22.62)	(341.34, 890.55)
17	(9.94, 22.62)	(391.34,8 90.55)
18	(11.21, 22.62)	(441.34, 890.55)
19	(12.48, 22.62)	(491.34, 890.55)
20	(13.75, 22.62)	(541.34, 890.55
21	(14.62, 20.70)	(575.59, 814.96)
22	(14.62, 19.43)	(575.59, 764.96)
23	(14.62, 18.16)	(575.59, 714.96)
24	(14.62, 16.89)	(575.59, 664.96)
25	(14.62, 15.62)	(575.59, 614.96)
26	(14.62, 14.35)	(575.59, 564.96)
27	(14.62, 13.08)	(575.59, 514.96)
28	(14.62, 11.81)	(575.59, 464.96)
29	See Figure 2	See Figure 2
30	See Figure 2	See Figure 2

Figure 6. Solder Pad Reference Location



Top View (Seen on Host PCB)





### **Digital and Analog Capabilities and Connections**

Table 4 details the solder pad connection definitions and available functions for each connection pad. Table 4 lists the solder pads on CYBLE-2X20XX-X1, the BLE device port-pin, and denotes whether the function shown is available for each solder pad. Each connection is configurable for a single option shown with a .

**Table 4. Solder Pad Connection Definitions** 

Solder Pad Number	Device Port Pin	UART	SPI	I <sup>2</sup> C	TCPWM <sup>[4,5]</sup>	Cap- Sense	WCO Out	ECO Out	LCD	SWD	GPIO
1	GND	Ground Connection									
2	XRES			External Re	eset Hardware Cor	nection Inpu	t				
3	P4.0 <sup>[6]</sup>	` - /	✓ (SCB1_MOSI)		✓(TCPWM0_P)	<b>√</b> (C <sub>MOD</sub> )			1		1
4	P3.7	✓(SCB1_CTS)			✓(TCPWM)	√ (Sensor)	1		1		1
5	P3.6	✓(SCB1_RTS)			✓(TCPWM)	√(Sensor)			1		1
6	P3.5	✓(SCB1_TX)		✓(SCB1_SCL)	✓(TCPWM)	√(Sensor)			1		/
7	P3.4	✓(SCB1_RX)		✓(SCB1_SDA)	✓(TCPWM)	√ (Sensor)			1		1
8	$V_{REF}$		•	Refere	nce Voltage Input (	Optional)	·			I.	
9	P2.6				✓(TCPWM)	√(Sensor)			1		1
10	P2.4				✓(TCPWM)	√(Sensor)			1		1
11	P2.3				✓(TCPWM)	<b>√</b> (Sensor)	/		1		1
12	P2.2		✓(SCB0_SS3)		✓(TCPWM)	√(Sensor)			1		/
13	P2.0		✓(SCB0_SS1)		✓(TCPWM)	√(Sensor)			1		1
14	P1.7	✓(SCB0_CTS)	✓(SCB0_SCLK		✓(TCPWM)	√(Sensor)			1		1
15	P1.6	✓(SCB0_RTS)	✓(SCB0_SS0)		✓(TCPWM)	√(Sensor)			1		1
16	P1.5	✓(SCB0_TX)	✓(SCB0_MISO)	✓(SCB0_SCL)	✓(TCPWM)	√(Sensor)			1		1
17	P1.4	✓(SCB0_RX)	✓(SCB0_MOSI)	✓(SCB0_SDA)	✓(TCPWM)	√(Sensor)			1		1
18	P0.7	✓(SCB0_CTS)	✓(SCB0_SCLK		✓(TCPWM)	√(Sensor)			1	✓(SWDCLK)	1
19	P1.0				✓(TCPWM)	√(Sensor)			1		1
20	P0.4	✓(SCB0_RX)	✓(SCB0_MOSI)	✓(SCB0_SDA)	✓(TCPWM)	✓(Sensor)		1	1		1
21	P0.5	✓(SCB0_TX)	✓(SCB0_MISO)	✓(SCB0_SCL)	✓(TCPWM)	√(Sensor)			1		1
22	V <sub>DD</sub>			Digital Po	wer Supply Input (1	1.71 to 3.6V)				l	
23	P0.6	✓(SCB0_RTS)	✓(SCB0_SS0)		✓(TCPWM)	<b>√</b> (Sensor)			1	<b>√</b> (SWDIO)	/
24	GND <sup>[7]</sup>		<u> </u>	<u> </u>	Ground Connection	on .					
25	GND				Ground Connection	n					
26	GND				Ground Connection	n					
27	GND	Ground Connection									
28	$V_{DDR}$	Radio Power Supply (2.0V to 3.6V)									
29	GND	RF Ground Connection for use with CYBLE-202013-11 only; No Connect for CYBLE-212006-01 and CYBLE-202007-01									
30	ANT	RF Pin to Extern	nal Antenna for use	with CYBLE-202	2013-11 only; No C	onnect for C	YBLE-2	12006	6-01 ar	nd CYBLE-2020	007-01

- 4. TCPWM: Timer, Counter, and Pulse Width Modulator. If supported, the pad can be configured to any of these peripheral functions.
- 5. TCPWM connections on ports 0, 1, 2, and 3 can be routed through the Digital Signal Interconnect (DSI) to any of the TCPWM blocks and can be either positive or negative polarity. TCPWM connections on port 4 are direct and can only be used with the specified TCPWM block and polarity specified above.
- 6. When using the capacitive sensing functionality, Pad 3 (P4.0) must be connected to a C<sub>MOD</sub> capacitor (located off of Cypress BLE Module). The value of this capacitor is 2.2 nF and should be placed as close to the module as possible.
  7. The main board needs to connect all GND connections (Pad 24/25/26/27) on the module to the common ground of the system.
  8. If the I<sup>2</sup>S feature is used in the design, the I<sup>2</sup>S pins shall be dynamically routed to the appropriate available GPIO by PSoC Creator.



### **Power Supply Connections and Recommended External Components**

#### **Power Connections**

The CYBLE-2X20XX-X1 contains two power supply connections, VDD and VDDR. The VDD connection supplies power for both digital and analog device operation. The VDDR connection supplies power for the device radio.

VDD accepts a supply range of 1.71 V to 3.6 V. VDDR accepts a supply range of 2.0V to 3.6V. These specifications can be found in Table 12. The maximum power supply ripple for both power connections on the module is 100 mV, as shown in Table 10

The power supply ramp rate of VDD must be equal to or greater than that of VDDR.

#### **Connection Options**

Two connection options are available for any application:

- 1. Single supply: Connect VDD and VDDR to the same supply.
- 2. Independent supply: Power VDD and VDDR separately.

#### **External Component Recommendation**


In either connection scenario, it is recommended to place an external ferrite bead between the supply and the module connection. The ferrite bead should be positioned as close as possible to the module pin connection.

Figure 7 details the recommended host schematic options for a single supply scenario. The use of one or two ferrite beads will depend on the specific application and configuration of the CYBLE-2X20XX-X1.


Figure 8 details the recommended host schematic for an independent supply scenario.

The recommended ferrite bead value is 330  $\Omega$ , 100 MHz. (Murata BLM21PG331SN1D).

Figure 7. Recommended Host Schematic Options for a Single Supply Option







Two Ferrite Bead Option (Seen from Bottom)



29 END 30 ANT EXT\_ANT\_PIN 300 OHM, GND @ 100 MHz 28 2.0V~3.6V Input VDDR XRES P4.0 GND P3.7 GND P3.6 GND P3.5 GND 300 OHM, P3.4 P0.6 @ 100 MHz VDD - 1.71V~3.6V Input VREF P0.5 21 P2.6 P2.4 10 11 20

Figure 8. Recommended Host Schematic for an Independent Supply Option

**Independent Power Supply Option (Seen from Bottom)** 



#### Antenna Matching Network Requirements for CYBLE-202013-11

The CYBLE-202013-11 module requires ANT and GND connections to an external antenna via the RF pad connections on the module (Pads 29 and 30). In order to optimize RF performance, an Antenna Matching Network (AMN) is required to be placed between the ANT connection (Pad 29) and the antenna used in the final design. Figure 9 details the recommended Pi topology circuit footprint to use for the Antenna Matching Network.

ANTENNA ▼ E1 AMN Near by Antenna 29 gnd EXT ANT PIN Impedance 50ohm 1 GND 28 VDDR XRES P4.0 GND P3.7 GND P3.6 GND P3.5 GND P3.4 P0.6 VDD VREF P0.5 21 P2.6 P2.4 10 11

Figure 9. Recommended Antenna Matching Network for CYBLE-202013-11 Module

Module Pad Assignments Seen from Bottom View

Denotes a component footprint representing either a capacitor, inductor, or 0 Ohm resistor.

The design guidelines that should be followed when completing the Antenna Matching Network are as follows:

- The AMN should be placed close to the antenna on the main board.
- Routing to the AMN from the ANT pad on the module must be controlled to an impedance of  $50\Omega$ .
- The final AMN circuit may contain only a single component, or all three components shown above. The final number and type of components will be determined based on the actual design of the system, and the final values for each component can be determined through tuning the AMN. For details on how to properly tune an AMN, please refer to Application Note AN91445.



The CYBLE-2X20XX-X1 schematic is shown in Figure 10.

Figure 10. CYBLE-2X20XX-X1 Schematic Diagram PAD ASSA P3.27 P VDDD XTAL32VP6.1 XTAL32VP6.1 XTAL32VP6.1 XRES P4.0 P5.1 VSSD VSDR GANT1 ANT GANT2 VDDR1 VD P0.6 32 768KHz R1 Oohm,0402 P1.4 R2 P1.5 P3.5 ONP 0402 C5 0.1uF,0402 Module C14 Ll R3 Jl NO NO NO 212006 YES YES EXT ANT PIN 202013 C14 RFX2401C Filter Antenna Matching



#### **Critical Components List**

Table 5 details the critical components used in the CYBLE-2X20XX-X1 module.

**Table 5. Critical Component List** 

Component	Reference Designator	Description
Silicon	U1	56-pin QFN Programmable Radio-on-Chip (PRoC) with BLE
Crystal	Y1	24.000 MHz, 12PF
Crystal	Y2	32.768 kHz, 12.5PF

### **Antenna Design**

Table 6 details trace antenna used in the CYBLE-212006-01 module. For more information, see Table 11.

#### **Table 6. Trace Antenna Specifications**

Item	Description					
Frequency Range	2402 – 2480 MHz					
Peak Gain	-0.5 dBi typical					
Return Loss	10 dB minimum					

#### Qualified Antenna for CYBLE-202007-01 and CYBLE-202013-11

The CYBLE-202007-01 module has been designed to work with a standard 2.2 dBi dipole antenna. Any antenna of equivalent or less gain can be used without additional application and testing for FCC regulations. Table 7 details the approved antennas for the CYBLE-202007-01 module for BLE operation. These antennas may also be used for the CYBLE-202013-11 module, however all FCC and other regulatory testing will be required.

Table 7. Qualified Antenna

Manufacturer	Part Number	Gain
Antenova	B4844-01	2.2 dBi
RFlink	RF21C01228A	2.0 dBi
Pulse	W1030	2.0 dBi

#### Power Amplifier (PA) and Low Noise Amplifier (LNA)

Table 8 details the PA/LNA that is used on the CYBLE-2X20XX-X1 module. For more information, see Table 11.

Table 8. Power Amplifier/Low Noise Amplifier Details

Item	Description					
PA/LNA Manufacturer	Skyworks Inc.					
PA/LNA Part Number	RFX2401C					
Power Supply Range	2.0V to 3.6V					

Table 9 details the power consumption of the integrated PA/LNA used on the CYBLE-2X20XX-X1 module. Table 9 only details the current consumption of the RFX2401C PA/LNA. VDD= 3.3 V, TA = +25°C, measured on the RFX2401C evaluation board, unless otherwise noted.

Table 9. Power Amplifier/Low Noise Amplifier Current Consumption Specifications

Parameter	Test Condition	Min	Typical	Max	Unit
Tx High Power Current	Pout = +20dBm		90		mA
Tx Quiescent Current	No RF applied		17		mA
Rx Quiescent Current	No RF applied		8		mA



### **Enabling Extended Range Feature**

The CYBLE-2X20XX-X1 modules come with an integrated Power Amplifier/Low Noise Amplifier to allow for extended communication range of up to 400 meters full line-of-sight. This section describes the firmware steps required to enable extended range operation of the CYBLE-2X20XX-X1 modules. The CYBLE-2X20XX-X1 is designed to provide extended range functionality, and the PA/LNA of the module cannot be operated in bypass mode. The minimum output power configuration available for the CYBLE-2X20XX-X1 is +1 dBm, which is configurable via silicon internal output power settings.

The Skyworks RFX2401C PA/LNA is controlled by PRoC BLE and uses two GPIOs:

- 1. One GPIO to control the PA enable (P3[2]). The PA enable GPIO is controlled directly by the BLE Link Layer.
- 2. One GPIO to control the LNA enable (P3[3]). The LNA enable GPIO is controlled directly by the BLE Link Layer.

Ensure that the PRoC® BLE silicon device "Adv/Scan TX Power Level (dBm)" and "Connection TX Power Level (dBm)" in the BLE Component are both set to -12 dBm<sup>[9]</sup>

To enable the extended range functionality, follow the steps outlined below:

1. Open your project's main.c file and write the below code to define the register at the top of the code.

```
/* define the test register to switch the PA/LNA hardware control pins */
         CYREG_SRSS_TST_DDFT_CTRL 0x40030008
```

2.Locate/add the event "CYBLE\_EVT\_STACK\_ON" in the application code and insert the below two lines of code to enable the Skyworks RFX2401C.

```
/* Mandatory events to be handled by BLE application code */
case CYBLÉ_EVT_STACK_ON:
 /* Configure the Link Layer to automatically switch PA control pin P3[2] and LNA control pin P3[3] */
 CY_SET_XTND_REG32((void CYFAR *)(CYREG_BLE_BLESS_RF_CONFIG), 0x0331);
 CY_SET_XTND_REG32((void CYFAR *)(CYREG_SRSS_TST_DDFT_CTRL), 0x80000302);
```

#### **Low Power Operation**

The CYBLE-2X20XX-X1 module is already optimized for low power operation when in high output power, high gain mode. The Cypress BLE Link Layer will automatically enable TX high power operation, as well as RX high gain operation. When the radio TX or RX operation is not in use (i.e. sleep), the PA/LNA will be set to shutdown mode by the BLE Link Layer. This will occur during sleep modes of the Cypress PRoC BLE silicon device.

To learn more about optimize the Cypress PRoC BLE power consumption, refer to AN92584: Designing for Low Power and Estimating Battery Life for BLE Applications.

#### Note

The CYBLE-212006-01 module is certified for FCC, IC, CE, MIC and KC regulations at an output power of +7.5 dBm. To achieve this output power, RF<sub>O2</sub> (PRoC BLE silicon PA level) must be set to the -12 dBm setting in firmware. Settings higher than this will result in higher output power than specified in the CYBLE-212006-01 certifications.



## **Electrical Specification**

Table 10 details the absolute maximum electrical characteristics for the Cypress BLE module.

Table 10. CYBLE-2X20XX-X1 Absolute Maximum Ratings

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V <sub>DDD_ABS</sub>	Analog, digital, or radio supply relative to $V_{SS}$ ( $V_{SSD} = V_{SSA}$ )	-0.5	ı	3.6	٧	Absolute maximum
$V_{CCD\_ABS}$	Direct digital core voltage input relative to V <sub>SSD</sub>	-0.5	-	1.95	V	Absolute maximum
V <sub>DD_RIPPLE</sub>	Maximum power supply ripple for $V_{DD}$ and $V_{DDR}$ input voltage	-	-	100	mV	3.0V supply Ripple frequency of 100 kHz to 750 kHz
V <sub>GPIO_ABS</sub>	GPIO voltage	-0.5	_	VDD +0.5	V	Absolute maximum
I <sub>GPIO_ABS</sub>	Maximum current per GPIO	-25	-	25	mA	Absolute maximum
I <sub>GPIO_injection</sub>	GPIO injection current: Maximum for $V_{IH} > V_{DD}$ and minimum for $V_{IL} < V_{SS}$	-0.5	_	0.5	mA	Absolute maximum current injected per pin
LU	Pin current for latch up	-200		200	mA	-

Table 11 details the RF characteristics for the Cypress BLE module.

Table 11. CYBLE-2X20XX-X1 RF Performance Characteristics

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
RF <sub>O</sub>	RF output power on ANT	1		7.5	dBm	Configurable via silicon register settings V <sub>DD</sub> = 3.3 V
RX <sub>S</sub>	RF receive sensitivity on ANT	_	-93	_	dBm	Measured value (CYBLE-212006-01)
F <sub>R</sub>	Module frequency range	2402	_	2480	MHz	_
G <sub>P</sub>	Peak gain	_	-0.5	_	dBi	_
RL	Return loss	_	-10	_	dB	_

Table 12 through Table 52 list the module level electrical characteristics for the CYBLE-2X20XX-X1. All specifications are valid for  $-40~^{\circ}\text{C} \le \text{TA} \le 85~^{\circ}\text{C}$  and  $\text{TJ} \le 100~^{\circ}\text{C}$ , except where noted. Specifications are valid for 1.71 V to 3.6 V, except where noted.

Table 12. CYBLE-2X20XX-X1 DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V <sub>DD1</sub>	Power supply input voltage	1.8	_	3.6	V	With regulator enabled
V <sub>DD2</sub>	Power supply input voltage unregulated (VDD)	1.71	1.8	1.89	V	Internally unregulated supply
V <sub>DDR1</sub>	Radio supply voltage (radio on)	2.0	_	3.6	V	Restricted by RFX2401C
V <sub>DDR2</sub>	Radio supply voltage (radio off)	2.0	_	3.6	V	_
Active Mode,	V <sub>DD</sub> = 1.71 V to 3.6 V	•		•		
I <sub>DD3</sub>	Execute from flash; CPU at 3 MHz	_	1.7	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
I <sub>DD4</sub>	Execute from flash; CPU at 3 MHz	_	_	_	mA	T = -40 °C to 85 °C
I <sub>DD5</sub>	Execute from flash; CPU at 6 MHz	-	2.5	-	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
I <sub>DD6</sub>	Execute from flash; CPU at 6 MHz	_	_	_	mA	T = -40 °C to 85 °C
I <sub>DD7</sub>	Execute from flash; CPU at 12 MHz	_	4	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V



Table 12. CYBLE-2X20XX-X1 DC Specifications (continued)

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>DD8</sub>	Execute from flash; CPU at 12 MHz	_	_	_	mA	T = -40 °C to 85 °C
I <sub>DD9</sub>	Execute from flash; CPU at 24 MHz	_	7.1	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
I <sub>DD10</sub>	Execute from flash; CPU at 24 MHz	_	_	_	mA	T = -40 °C to 85 °C
I <sub>DD11</sub>	Execute from flash; CPU at 48 MHz	_	13.4	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
I <sub>DD12</sub>	Execute from flash; CPU at 48 MHz	_	_	_	mA	T = -40 °C to 85 °C
Sleep Mode, \	/ <sub>DD</sub> = 1.8 to 3.6 V					
I <sub>DD13</sub>	IMO on	_	_	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V, SYSCLK = 3 MHz
Sleep Mode, \	V <sub>DD</sub> and V <sub>DDR</sub> = 2.0 to 3.6 V					
I <sub>DD14</sub>	ECO on	_	_	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V, SYSCLK = 3 MHz
Deep-Sleep M	lode, V <sub>DD</sub> = 1.8 to 3.6 V					
I <sub>DD15</sub>	WDT with WCO on	_	1.5	_	μΑ	T = 25 °C, V <sub>DD</sub> = 3.3 V
I <sub>DD16</sub>	WDT with WCO on	_	_	_	μΑ	T = -40 °C to 85 °C
I <sub>DD17</sub>	WDT with WCO on	-	-	_	μΑ	T = 25 °C, V <sub>DD</sub> = 5 V
I <sub>DD18</sub>	WDT with WCO on	_	_	_	μΑ	T = -40 °C to 85 °C
Deep-Sleep M	lode, V <sub>DD</sub> = 1.71 to 1.89 V (Regulator Bypassed	l)			•	
I <sub>DD19</sub>	WDT with WCO on	_	_	_	μΑ	T = 25 °C
I <sub>DD20</sub>	WDT with WCO on	_	_	_	μΑ	T = -40 °C to 85 °C
Hibernate Mo	de, V <sub>DD</sub> = 1.8 to 3.6 V					
I <sub>DD27</sub>	GPIO and reset active	_	150	_	nA	T = 25 °C, V <sub>DD</sub> = 3.3 V
I <sub>DD28</sub>	GPIO and reset active	_	_	_	nA	T = -40 °C to 85 °C
Stop Mode, V	<sub>DD</sub> = 1.8 to 3.6 V					
I <sub>DD33</sub>	Stop-mode current (V <sub>DD</sub> )	_	20	_	nA	T = 25 °C, V <sub>DD</sub> = 3.3 V
I <sub>DD34</sub>	Stop-mode current (V <sub>DDR</sub> )	_	40		nA	T = 25 °C, V <sub>DDR</sub> = 3.3 V
I <sub>DD35</sub>	Stop-mode current (V <sub>DD</sub> )	_	_	_	nA	T = -40 °C to 85 °C
I <sub>DD36</sub>	Stop-mode current (V <sub>DDR</sub> )	_	_	_	nA	$T = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C},$ $V_{DDR} = 2.0 ^{\circ}\text{V} \text{ to } 3.6 ^{\circ}\text{V}$

Table 13. AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F <sub>CPU</sub>	CPU frequency	DC	_	48	MHz	1.71 V ≤ V <sub>DD</sub> ≤ 3.6 V
T <sub>SLEEP</sub>	Wakeup from Sleep mode	_	0	_	μs	Guaranteed by characterization
T <sub>DEEPSLEEP</sub>	Wakeup from Deep-Sleep mode	_	_	25	μs	24-MHz IMO. Guaranteed by characterization
T <sub>HIBERNATE</sub>	Wakeup from Hibernate mode	_	_	2	ms	Guaranteed by characterization
T <sub>STOP</sub>	Wakeup from Stop mode	_	_	2	ms	XRES wakeup



### **GPIO**

### Table 14. GPIO DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	Input voltage HIGH threshold	$0.7 \times V_{DD}$	_	_	V	CMOS input
V <sub>IH</sub> <sup>[10]</sup>	LVTTL input, V <sub>DD</sub> < 2.7 V	$0.7 \times V_{DD}$	_	_	V	-
	LVTTL input, $V_{DD} \ge 2.7 \text{ V}$	2.0	_	_	V	_
	Input voltage LOW threshold	_	_	$0.3 \times V_{DD}$	V	CMOS input
$V_{IL}$	LVTTL input, V <sub>DD</sub> < 2.7 V	-	_	$0.3 \times V_{DD}$	V	-
	LVTTL input, $V_{DD} \ge 2.7 \text{ V}$	_	_	0.8	V	_
V	Output voltage HIGH level	V <sub>DD</sub> -0.6	_	_	V	$I_{OH} = 4 \text{ mA at } 3.3\text{-V V}_{DD}$
V <sub>OH</sub>	Output voltage HIGH level	V <sub>DD</sub> -0.5	_	_	V	I <sub>OH</sub> = 1 mA at 1.8-V V <sub>DD</sub>
V.	Output voltage LOW level	-	-	0.6	V	$I_{OL}$ = 8 mA at 3.3-V $V_{DD}$
V <sub>OL</sub>	Output voltage LOW level	_	_	0.6	V	$I_{OL} = 4 \text{ mA at } 1.8 \text{-V V}_{DD}$
R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	_
R <sub>PULLDOWN</sub>	Pull-down resistor	3.5	5.6	8.5	kΩ	_
I <sub>IL</sub>	Input leakage current (absolute value)	-	-	2	nA	25 °C, V <sub>DD</sub> = 3.3 V
I <sub>IL_CTBM</sub>	Input leakage on CTBm input pins	-	-	4	nA	-
C <sub>IN</sub>	Input capacitance	-	-	7	pF	_
V <sub>HYSTTL</sub>	Input hysteresis LVTTL	25	40	_	mV	V <sub>DD</sub> > 2.7 V
V <sub>HYSCMOS</sub>	Input hysteresis CMOS	$0.05 \times V_{DD}$	_	_	1	_
I <sub>DIODE</sub>	Current through protection diode to V <sub>DD</sub> /V <sub>SS</sub>	-	_	100	μΑ	-
I <sub>TOT_GPIO</sub>	Maximum total source or sink chip current	-	_	200	mA	-

Table 15. GPIO AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>RISEF</sub>	Rise time in Fast-Strong mode	2	-	12	ns	$3.3\text{-V V}_{DDD}$ , $C_{LOAD} = 25 \text{ pF}$
T <sub>FALLF</sub>	Fall time in Fast-Strong mode	2	-	12	ns	$3.3\text{-V V}_{DDD}$ , $C_{LOAD} = 25 \text{ pF}$
T <sub>RISES</sub>	Rise time in Slow-Strong mode	10	_	60	ns	$3.3\text{-V V}_{DDD}$ , $C_{LOAD} = 25 \text{ pF}$
T <sub>FALLS</sub>	Fall time in Slow-Strong mode	10	-	60	ns	$3.3\text{-V V}_{DDD}$ , $C_{LOAD} = 25 \text{ pF}$
F <sub>GPIOUT1</sub>	GPIO Fout; 3.3 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V Fast-Strong mode	_	_	33	MHz	90/10%, 25 pF load, 60/40 duty cycle
F <sub>GPIOUT2</sub>	GPIO Fout; 1.7 $V \le V_{DD} \le 3.3 \text{ V}$ Fast-Strong mode	-	_	16.7	MHz	90/10%, 25 pF load, 60/40 duty cycle
F <sub>GPIOUT3</sub>	GPIO Fout; $3.3 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ Slow-Strong mode	-	_	7	MHz	90/10%, 25 pF load, 60/40 duty cycle
F <sub>GPIOUT4</sub>	GPIO Fout; 1.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.3 V Slow-Strong mode	_	-	3.5	MHz	90/10%, 25 pF load, 60/40 duty cycle
F <sub>GPIOIN</sub>	GPIO input operating frequency 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	_	-	48	MHz	90/10% V <sub>IO</sub>

10.  $V_{IH}$  must not exceed  $V_{DD}$  + 0.2 V.



### Table 16. OVT GPIO DC Specifications (P5\_0 and P5\_1 Only)

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>IL</sub>	Input leakage (absolute value). $V_{IH} > V_{DD}$	I	-	10	μΑ	25°C, V <sub>DD</sub> = 0 V, V <sub>IH</sub> = 3.0 V
$V_{OL}$	Output voltage LOW level	_	_	0.4	V	$I_{OL} = 20 \text{ mA}, V_{DD} > 2.9 \text{ V}$

### Table 17. OVT GPIO AC Specifications (P5\_0 and P5\_1 Only)

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>RISE_OVFS</sub>	Output rise time in Fast-Strong mode	1.5	_	12	ns	25-pF load, 10%–90%, V <sub>DD</sub> = 3.3 V
T <sub>FALL_OVFS</sub>	Output fall time in Fast-Strong mode	1.5	_	12	ns	25-pF load, 10%–90%, V <sub>DD</sub> = 3.3 V
T <sub>RISESS</sub>	Output rise time in Slow-Strong mode	10	_	60	ns	25 pF load, 10%-90%, V <sub>DD</sub> = 3.3 V
T <sub>FALLSS</sub>	Output fall time in Slow-Strong mode	10	_	60	ns	25 pF load, 10%-90%, V <sub>DD</sub> = 3.3 V
F <sub>GPIOUT1</sub>	GPIO $F_{OUT}$ ; 3.3 $V \le V_{DD} \le 3.6 V$ Fast-Strong mode	_	-	24	MHz	90/10%, 25 pF load, 60/40 duty cycle
F <sub>GPIOUT2</sub>	GPIO $F_{OUT}$ ; 1.71 $V \le V_{DD} \le 3.3 V$ Fast-Strong mode	_	-	16	MHz	90/10%, 25 pF load, 60/40 duty cycle

### **XRES**

### Table 18. XRES DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V <sub>IH</sub>	Input voltage HIGH threshold	$0.7 \times V_{DDD}$	-	_	V	CMOS input
V <sub>IL</sub>	Input voltage LOW threshold	_	-	$0.3 \times V_{DDD}$	V	CMOS input
R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	_
C <sub>IN</sub>	Input capacitance	_	3	_	pF	_
V <sub>HYSXRES</sub>	Input voltage hysteresis	_	100	_	mV	_
I <sub>DIODE</sub>	Current through protection diode to V <sub>DD</sub> /V <sub>SS</sub>	_	_	100	μΑ	-

### Table 19. XRES AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>RESETWIDTH</sub>	Reset pulse width	1	ı	ı	μs	_

### Temperature Sensor

### **Table 20. Temperature Sensor Specifications**

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>SENSACC</sub>	Temperature-sensor accuracy	<b>-</b> 5	±1	5	°C	–40 °C to +85 °C

Document Number: 002-15631 Rev. \*E Page 19 of 39

Page 20 of 39



#### SAR ADC

#### Table 21. SAR ADC DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
A_RES	Resolution	_	_	12	bits	
A_CHNIS_S	Number of channels - single-ended	_	_	6		6 full-speed <sup>[11]</sup>
A-CHNKS_D	Number of channels - differential	_	_	3		Diff inputs use neighboring I/O <sup>[11]</sup>
A-MONO	Monotonicity	_	_	_		Yes
A_GAINERR	Gain error	_	_	±0.1	%	With external reference
A_OFFSET	Input offset voltage	_	_	2	mV	Measured with 1-V V <sub>REF</sub>
A_ISAR	Current consumption	_	_	1	mA	_
A_VINS	Input voltage range - single-ended	V <sub>SS</sub>	_	$V_{DDA}$	V	_
A_VIND	Input voltage range - differential	V <sub>SS</sub>	_	$V_{DDA}$	V	_
A_INRES	Input resistance	_	_	2.2	kΩ	_
A_INCAP	Input capacitance	-	_	10	pF	_
VREFSAR	Trimmed internal reference to SAR	-1	_	1	%	Percentage of Vbg (1.024 V)

Table 22. SAR ADC AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
A_PSRR	Power-supply rejection ratio	70	_	_	dB	Measured at 1-V reference
A_CMRR	Common-mode rejection ratio	66	_	_	dB	_
A_SAMP	Sample rate	_	_	1	Msps	_
Fsarintref	SAR operating speed without external ref. bypass	_	_	100	Ksps	12-bit resolution
A_SNR	Signal-to-noise ratio (SNR)	65	_	_	dB	F <sub>IN</sub> = 10 kHz
A_BW	Input bandwidth without aliasing	_	_	A_SAMP/2	kHz	_
A_INL	Integral nonlinearity. V <sub>DD</sub> = 1.71 V to 5.5 V, 1 Msps	-1.7	_	2	LSB	V <sub>REF</sub> = 1 V to V <sub>DD</sub>
A_INL	Integral nonlinearity. V <sub>DDD</sub> = 1.71 V to 3.6 V, 1 Msps	-1.5	_	1.7	LSB	$V_{REF} = 1.71 \text{ V to } V_{DD}$
A_INL	Integral nonlinearity. V <sub>DD</sub> = 1.71 V to 5.5 V, 500 Ksps	-1.5	_	1.7	LSB	V <sub>REF</sub> = 1 V to V <sub>DD</sub>
A_dnl	Differential nonlinearity. V <sub>DD</sub> = 1.71 V to 5.5 V, 1 Msps	-1	_	2.2	LSB	V <sub>REF</sub> = 1 V to V <sub>DD</sub>
A_DNL	Differential nonlinearity. V <sub>DD</sub> = 1.71 V to 3.6 V, 1 Msps	-1	_	2	LSB	$V_{REF} = 1.71 \text{ V to } V_{DD}$
A_DNL	Differential nonlinearity. V <sub>DD</sub> = 1.71 V to 5.5 V, 500 Ksps	-1	_	2.2	LSB	V <sub>REF</sub> = 1 V to V <sub>DD</sub>
A_THD	Total harmonic distortion	_	_	-65	dB	F <sub>IN</sub> = 10 kHz

#### Note

<sup>11.</sup> A maximum of six single-ended ADC Channels can be accomplished only if the AMUX Buses are not being used for other functionality (e.g. CapSense). If the AMUX Buses are being used for other functions, then the maximum number of single-ended ADC channels is four. Similarly, if the AMUX Buses are being used for other functionality, then the maximum number of differential ADC channels is two.



CSD

## Table 23. CSD Block Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V <sub>CSD</sub>	Voltage range of operation	1.71	_	3.6	V	-
IDAC1	DNL for 8-bit resolution	-1	_	1	LSB	-
IDAC1	INL for 8-bit resolution	-3	-	3	LSB	-
IDAC2	DNL for 7-bit resolution	-1	_	1	LSB	_
IDAC2	INL for 7-bit resolution	-3	_	3	LSB	-
SNR	Ratio of counts of finger to noise	5	_	_	Ratio	Capacitance range of 9 pF to 35 pF, 0.1-pF sensitivity. Radio is not operating during the scan
I <sub>DAC1_CRT1</sub>	Output current of IDAC1 (8 bits) in High range	_	612	_	μΑ	-
I <sub>DAC1_CRT2</sub>	Output current of IDAC1 (8 bits) in Low range	_	306	_	μΑ	-
I <sub>DAC2_CRT1</sub>	Output current of IDAC2 (7 bits) in High range	_	305	_	μΑ	_
I <sub>DAC2_CRT2</sub>	Output current of IDAC2 (7 bits) in Low range	_	153	_	μΑ	_

## **Digital Peripherals**

Time

**Table 24. Timer DC Specifications** 

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>TIM1</sub>	Block current consumption at 3 MHz	_	-	42	μΑ	16-bit timer
I <sub>TIM2</sub>	Block current consumption at 12 MHz	_	-	130	μΑ	16-bit timer
I <sub>TIM3</sub>	Block current consumption at 48 MHz	1	ı	535	μΑ	16-bit timer

## Table 25. Timer AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>TIMFREQ</sub>	Operating frequency	F <sub>CLK</sub>	-	48	MHz	_
T <sub>CAPWINT</sub>	Capture pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	_
T <sub>CAPWEXT</sub>	Capture pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	_
T <sub>TIMRES</sub>	Timer resolution	T <sub>CLK</sub>	_	_	ns	_
T <sub>TENWIDINT</sub>	Enable pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	_
T <sub>TENWIDEXT</sub>	Enable pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	_
T <sub>TIMRESWINT</sub>	Reset pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	_
T <sub>TIMRESEXT</sub>	Reset pulse width (external)	2 x T <sub>CLK</sub>	_	_	ns	_



#### Counter

### **Table 26. Counter DC Specifications**

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>CTR1</sub>	Block current consumption at 3 MHz	-	-	42	μΑ	16-bit counter
I <sub>CTR2</sub>	Block current consumption at 12 MHz	_	_	130	μΑ	16-bit counter
I <sub>CTR3</sub>	Block current consumption at 48 MHz	_	_	535	μΑ	16-bit counter

### **Table 27. Counter AC Specifications**

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>CTRFREQ</sub>	Operating frequency	F <sub>CLK</sub>	-	48	MHz	_
T <sub>CTRPWINT</sub>	Capture pulse width (internal)	2 × T <sub>CLK</sub>	-	_	ns	_
T <sub>CTRPWEXT</sub>	Capture pulse width (external)	2 × T <sub>CLK</sub>	1	_	ns	_
T <sub>CTRES</sub>	Counter Resolution	T <sub>CLK</sub>	1	_	ns	_
T <sub>CENWIDINT</sub>	Enable pulse width (internal)	2 x T <sub>CLK</sub>	-	_	ns	_
T <sub>CENWIDEXT</sub>	Enable pulse width (external)	2 × T <sub>CLK</sub>	-	_	ns	_
T <sub>CTRRESWINT</sub>	Reset pulse width (internal)	2 × T <sub>CLK</sub>	-	_	ns	_
T <sub>CTRRESWEXT</sub>	Reset pulse width (external)	2 x T <sub>CLK</sub>	1	_	ns	-

### Pulse Width Modulation (PWM)

### Table 28. PWM DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>PWM1</sub>	Block current consumption at 3 MHz	-	_	42	μΑ	16-bit PWM
I <sub>PWM2</sub>	Block current consumption at 12 MHz	_	_	130	μΑ	16-bit PWM
I <sub>PWM3</sub>	Block current consumption at 48 MHz	_	_	535	μΑ	16-bit PWM

### Table 29. PWM AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>PWMFREQ</sub>	Operating frequency	F <sub>CLK</sub>	-	48	MHz	_
T <sub>PWMPWINT</sub>	Pulse width (internal)	2 × T <sub>CLK</sub>	-	_	ns	_
T <sub>PWMEXT</sub>	Pulse width (external)	2 × T <sub>CLK</sub>	-	_	ns	_
T <sub>PWMKILLINT</sub>	Kill pulse width (internal)	2 × T <sub>CLK</sub>	-	_	ns	_
T <sub>PWMKILLEXT</sub>	Kill pulse width (external)	2 × T <sub>CLK</sub>	-	_	ns	_
T <sub>PWMEINT</sub>	Enable pulse width (internal)	2 × T <sub>CLK</sub>	-	_	ns	_
T <sub>PWMENEXT</sub>	Enable pulse width (external)	2 × T <sub>CLK</sub>	-	_	ns	_
T <sub>PWMRESWINT</sub>	Reset pulse width (internal)	2 × T <sub>CLK</sub>	-	_	ns	_
T <sub>PWMRESWEXT</sub>	Reset pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	_

Document Number: 002-15631 Rev. \*E Page 22 of 39



#### LCD Direct Drive

### Table 30. LCD Direct Drive DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>LCDLOW</sub>	Operating current in low-power mode	-	17.5	_	μΑ	16 x 4 small segment display at 50 Hz
C <sub>LCDCAP</sub>	LCD capacitance per segment/common driver	-	500	5000	pF	-
LCD <sub>OFFSET</sub>	Long-term segment offset	_	20	_	mV	-
I <sub>LCDOP1</sub>	LCD system operating current, V <sub>BIAS</sub> = 5 V	_	2	_	mA	32 x 4 segments. 50 Hz at 25 °C
I <sub>LCDOP2</sub>	LCD system operating current, V <sub>BIAS</sub> = 3.3 V	_	2	_	mA	32 x 4 segments. 50 Hz at 25 °C

### Table 31. LCD Direct Drive AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
$F_{LCD}$	LCD frame rate	10	50	150	Hz	-

### **Serial Communication**

### Table 32. Fixed I<sup>2</sup>C DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>I2C1</sub>	Block current consumption at 100 kHz	_	_	50	μΑ	_
I <sub>I2C2</sub>	Block current consumption at 400 kHz	_	-	155	μΑ	-
I <sub>I2C3</sub>	Block current consumption at 1 Mbps	_	-	390	μΑ	-
I <sub>I2C4</sub>	I <sup>2</sup> C enabled in Deep-Sleep mode	_	_	1.4	μΑ	-

### Table 33. Fixed I<sup>2</sup>C AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F <sub>I2C1</sub>	Bit rate	_	_	400	kHz	

### Table 34. Fixed UART DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>UART1</sub>	Block current consumption at 100 kbps	_	_	55	μΑ	-
I <sub>UART2</sub>	Block current consumption at 1000 kbps	1	1	312	μΑ	-

#### Table 35. Fixed UART AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F <sub>UART</sub>	Bit rate	-	-	1	Mbps	_

### Table 36. Fixed SPI DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>SPI1</sub>	Block current consumption at 1 Mbps	-	_	360	μΑ	_
I <sub>SPI2</sub>	Block current consumption at 4 Mbps	_	_	560	μΑ	_
I <sub>SPI3</sub>	Block current consumption at 8 Mbps	_	_	600	μΑ	_

Document Number: 002-15631 Rev. \*E Page 23 of 39



#### Table 37. Fixed SPI AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F <sub>SPI</sub>	SPI operating frequency (master; 6x over sampling)	_	_	8	MHz	_

#### Table 38. Fixed SPI Master Mode AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
$T_{DMO}$	MOSI valid after SCLK driving edge	_	_	18	ns	_
T <sub>DSI</sub>	MISO valid before SCLK capturing edge Full clock, late MISO sampling used	20	-	_	ns	Full clock, late MISO sampling
T <sub>HMO</sub>	Previous MOSI data hold time	0	1	_	ns	Referred to Slave capturing edge

#### Table 39. Fixed SPI Slave Mode AC Specifications

Parameter	Description		Тур	Max	Units
T <sub>DMI</sub>	MOSI valid before SCLK capturing edge	40	_	_	ns
T <sub>DSO</sub>	MISO valid after SCLK driving edge	_	_	42 + 3 × T <sub>CPU</sub>	ns
T <sub>DSO_ext</sub>	MISO Valid after SCLK driving edge in external clock mode. V <sub>DD</sub> < 3.0 V		-	50	ns
T <sub>HSO</sub>	Previous MISO data hold time	0	_	_	ns
T <sub>SSELSCK</sub>	SSEL valid to first SCK valid edge	100	_	_	ns

### Memory

#### Table 40. Flash DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
$V_{PE}$	Erase and program voltage	1.71	_	5.5	V	_
T <sub>WS48</sub>	Number of Wait states at 32–48 MHz	2	_	-		CPU execution from flash
T <sub>WS32</sub>	Number of Wait states at 16–32 MHz	1	_	-		CPU execution from flash
T <sub>WS16</sub>	Number of Wait states for 0–16 MHz	0	_	_		CPU execution from flash

#### Table 41. Flash AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	Row (block) write time (erase and program)	_	_	20	ms	Row (block) = 256 bytes
T <sub>ROWERASE</sub> <sup>[12]</sup>	Row erase time	_	_	13	ms	_
T <sub>ROWPROGRAM</sub> <sup>[12]</sup>	Row program time after erase	-	_	7	ms	_
DOLINEITORE	Bulk erase time (256 KB)	_	_	35	ms	_
T <sub>DEVPROG</sub> <sup>[12]</sup>	Total device program time	_	_	25	seconds	_
	Flash endurance	100 K	_	_	cycles	_
F <sub>RET</sub>	Flash retention. $T_A \le 55$ °C, 100 K P/E cycles	20	_	_	years	-
F <sub>RET2</sub>	Flash retention. T <sub>A</sub> ≤ 85 °C, 10 K P/E cycles	10	_	_	years	_

#### Note

Document Number: 002-15631 Rev. \*E Page 24 of 39

<sup>12.</sup> It can take as much as 20 ms to write to flash. During this time, the device should not be reset, or flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



### **System Resources**

Power-on-Reset (POR)

### Table 42. POR DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	_	1.45	V	_
V <sub>FALLIPOR</sub>	Falling trip voltage	0.75	_	1.40	V	_
V <sub>IPORHYST</sub>	Hysteresis	15	_	200	mV	_

### **Table 43. POR AC Specifications**

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	Precision power-on reset (PPOR) response time in Active and Sleep modes	_	-	1	μs	-

#### Table 44. Brown-Out Detect

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V <sub>FALLPPOR</sub>	BOD trip voltage in Active and Sleep modes	1.64	_	_	V	_
V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.4	_	_	V	_

#### Table 45. Hibernate Reset

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V <sub>HBRTRIP</sub>	BOD trip voltage in Hibernate	1.1	_	-	V	_

Voltage Monitors (LVD)

### **Table 46. Voltage Monitor DC Specifications**

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V <sub>LVI1</sub>	LVI_A/D_SEL[3:0] = 0000b	1.71	1.75	1.79	V	-
$V_{LVI2}$	LVI_A/D_SEL[3:0] = 0001b	1.76	1.80	1.85	V	-
$V_{LVI3}$	LVI_A/D_SEL[3:0] = 0010b	1.85	1.90	1.95	V	-
$V_{LVI4}$	LVI_A/D_SEL[3:0] = 0011b	1.95	2.00	2.05	V	-
$V_{LVI5}$	LVI_A/D_SEL[3:0] = 0100b	2.05	2.10	2.15	V	-
$V_{LVI6}$	LVI_A/D_SEL[3:0] = 0101b	2.15	2.20	2.26	V	-
V <sub>LVI7</sub>	LVI_A/D_SEL[3:0] = 0110b	2.24	2.30	2.36	V	-
$V_{LVI8}$	LVI_A/D_SEL[3:0] = 0111b	2.34	2.40	2.46	V	-
$V_{LVI9}$	LVI_A/D_SEL[3:0] = 1000b	2.44	2.50	2.56	V	-
V <sub>LVI10</sub>	LVI_A/D_SEL[3:0] = 1001b	2.54	2.60	2.67	V	-
V <sub>LVI11</sub>	LVI_A/D_SEL[3:0] = 1010b	2.63	2.70	2.77	V	-
V <sub>LVI12</sub>	LVI_A/D_SEL[3:0] = 1011b	2.73	2.80	2.87	V	-
V <sub>LVI13</sub>	LVI_A/D_SEL[3:0] = 1100b	2.83	2.90	2.97	V	-
V <sub>LVI14</sub>	LVI_A/D_SEL[3:0] = 1101b	2.93	3.00	3.08	V	-
V <sub>LVI15</sub>	LVI_A/D_SEL[3:0] = 1110b	3.12	3.20	3.28	V	-
V <sub>LVI16</sub>	LVI_A/D_SEL[3:0] = 1111b	4.39	4.50	4.61	V	-
LVI_IDD	Block current	_	_	100	μΑ	-



### Table 47. Voltage Monitor AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>MONTRIP</sub>	Voltage monitor trip time	-	1	1	μs	_

#### SWD Interface

### Table 48. SWD Interface Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	_	_	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
F_SWDCLK2	$1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$	_	_	7	MHz	SWDCLK ≤ 1/3 CPU clock frequency
T_SWDI_SETUP	T = 1/f SWDCLK	0.25 × T	_	_	ns	-
T_SWDI_HOLD	T = 1/f SWDCLK	0.25 × T	_	_	ns	-
T_SWDO_VALID	T = 1/f SWDCLK	_	_	0.5 × T	ns	-
T_SWDO_HOLD	T = 1/f SWDCLK	1	_	_	ns	-

#### Internal Main Oscillator

#### Table 49. IMO DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>IMO1</sub>	IMO operating current at 48 MHz	_	_	1000	μΑ	-
I <sub>IMO2</sub>	IMO operating current at 24 MHz	_	_	325	μΑ	-
I <sub>IMO3</sub>	IMO operating current at 12 MHz	_	-	225	μΑ	-
I <sub>IMO4</sub>	IMO operating current at 6 MHz	_	_	180	μΑ	-
I <sub>IMO5</sub>	IMO operating current at 3 MHz	_	_	150	μΑ	_

### Table 50. IMO AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F <sub>IMOTOL3</sub>	Frequency variation from 3 to 48 MHz	_	-	±2	%	With API-called calibration
F <sub>IMOTOL3</sub>	IMO startup time	_	12	_	μs	_

### Internal Low-Speed Oscillator

### Table 51. ILO DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>ILO2</sub>	ILO operating current at 32 kHz	_	0.3	1.05	μΑ	_

#### Table 52. ILO AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>STARTILO1</sub>	ILO startup time	_	_	2	ms	-
F <sub>ILOTRIM1</sub>	32-kHz trimmed frequency	15	32	50	kHz	-

### Table 53. ECO Trim Value Specification

Parameter	Description	Value	Details/Conditions
ECO <sub>TRIM</sub>	24-MHz trim value (firmware configuration)		Optimum trim value that needs to be loaded to register CY_SYS_XTAL_BLERD_BB_XO_CAPTRIM_REG

Document Number: 002-15631 Rev. \*E Page 26 of 39



### BLE Subsystem

## Table 54. BLE Subsystem

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
RF Receiver Spec	ification					
	RX sensitivity with idle transmitter	_	-89	_	dBm	Silicon only
RXS, IDLE	RX sensitivity with idle transmitter excluding Balun loss	_	-91	_	dBm	Silicon only Guaranteed by design simulation
RXS, DIRTY	RX sensitivity with dirty transmitter	_	-87	-70	dBm	Silicon only RF-PHY Specification (RCV-LE/CA/01/C)
RXS, HIGHGAIN	RX sensitivity in high-gain mode with idle transmitter	-	-91	_	dBm	Silicon only
RXS, IDLE, MOD	RX sensitivity for full module with idle transmitter	-	-93	-	dBm	Full module, LNA active
PRXMAX	Maximum input power	-10	-1	_	dBm	RF-PHY Specification (RCV-LE/CA/06/C)
CI1	Cochannel interference, Wanted signal at –67 dBm and Interferer at FRX	_	9	21	dB	RF-PHY Specification (RCV-LE/CA/03/C)
Cl2	Adjacent channel interference Wanted signal at –67 dBm and Interferer at FRX ±1 MHz	_	3	15	dB	RF-PHY Specification (RCV-LE/CA/03/C)
Cl3	Adjacent channel interference Wanted signal at –67 dBm and Interferer at FRX ±2 MHz	_	-29	_	dB	RF-PHY Specification (RCV-LE/CA/03/C)
Cl4	Adjacent channel interference Wanted signal at –67 dBm and Interferer at ≥FRX ±3 MHz	_	-39	_	dB	RF-PHY Specification (RCV-LE/CA/03/C)
CI5	Adjacent channel interference Wanted Signal at –67 dBm and Interferer at Image frequency (F <sub>IMAGE</sub> )	-	-29	_	dB	RF-PHY Specification (RCV-LE/CA/03/C)
CI6	Adjacent channel interference Wanted signal at –67 dBm and Interferer at Image frequency (F <sub>IMAGE</sub> ± 1 MHz)	_	-30	_	dB	RF-PHY Specification (RCV-LE/CA/03/C)
OBB1	Out-of-band blocking, Wanted signal at –67 dBm and Interferer at F = 30–2000 MHz	-30	-27	-	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
OBB2	Out-of-band blocking, Wanted signal at –67 dBm and Interferer at F = 2003–2399 MHz	-35	-27	-	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
OBB3	Out-of-band blocking, Wanted signal at –67 dBm and Interferer at F = 2484–2997 MHz	-35	-27	-	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
OBB4	Out-of-band blocking, Wanted signal a –67 dBm and Interferer at F = 3000–12750 MHz	-30	-27	-	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
IMD	Inter modulation performance Wanted signal at –64 dBm and 1-Mbps BLE, third, fourth, and fifth offset channel	-50	_	_	dBm	RF-PHY Specification (RCV-LE/CA/05/C)



Table 54. BLE Subsystem (continued)

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
RXSE1	Receiver spurious emission 30 MHz to 1.0 GHz	-	-	-57	dBm	100-kHz measurement bandwidth ETSI EN300 328 V2.1.1
RXSE2	Receiver spurious emission 1.0 GHz to 12.75 GHz	ı	_	-47	dBm	1-MHz measurement bandwidth ETSI EN300 328 V2.1.1
RF Transmitter Sp	pecifications					
TXP, ACC	RF power accuracy	-	±1	-	dB	_
TXP, RANGE	RF power control range	-	6	21	dB	Usable range to comply to certifications.
TXP, TYP	Output power, -12-dB (PA2) Gain setting for silicon	ı	7.5	_	dBm	This is the required power level to comply to certifications and qualifications for this module
TXP, MAX	Output power, maximum power setting	-	22.5	-	dBm	Output power above +7.5 dBm will void certifications and qualifications of this module.
TXP, MIN	Output power, minimum power setting	_	1.5	-	dBm	_
F2AVG	Average frequency deviation for 10101010 pattern	185	-	-	kHz	RF-PHY Specification (TRM-LE/CA/05/C)
F1AVG	Average frequency deviation for 11110000 pattern	225	250	275	kHz	RF-PHY Specification (TRM-LE/CA/05/C)
EO	Eye opening = ΔF2AVG/ΔF1AVG	0.8	_	_		RF-PHY Specification (TRM-LE/CA/05/C)
FTX, ACC	Frequency accuracy	-150	_	150	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
FTX, MAXDR	Maximum frequency drift	<b>-</b> 50	_	50	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
FTX, INITDR	Initial frequency drift	-20	_	20	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
FTX, DR	Maximum drift rate	-20	_	20	kHz/ 50 μs	RF-PHY Specification (TRM-LE/CA/06/C)
IBSE1	In-band spurious emission at 2-MHz offset	-	_	-20	dBm	RF-PHY Specification (TRM-LE/CA/03/C)
IBSE2	In-band spurious emission at ≥3-MHz offset	1	_	-30	dBm	RF-PHY Specification (TRM-LE/CA/03/C)
TXSE1	Transmitter spurious emissions (average), <1.0 GHz	_	_	-55.5	dBm	FCC-15.247
TXSE2	Transmitter spurious emissions (average), >1.0 GHz	_	_	-41.5	dBm	FCC-15.247
RF Current Specif	fications					
IRX	Receive current in normal mode	_	18.7	_	mA	Silicon only
IRX_RF	Radio receive current in normal mode	-	16.4	-	mA	Silicon only Measured at V <sub>DDR</sub>
IRX, HIGHGAIN	Receive current in high-gain mode	_	21.5	-	mA	Silicon only



Table 54. BLE Subsystem (continued)

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
IRX, LNA	Receive current, LNA	-	8.0	_	mA	LNA only
ITX, 3dBm	TX current at 3-dBm setting (PA10)	-	20	_	mA	Silicon only
ITX, 0dBm	TX current at 0-dBm setting (PA7)	-	16.5	-	mA	Silicon only
ITX_RF, 0dBm	Radio TX current at 0 dBm setting (PA7)	_	15.6	-	mA	Silicon only. Measured at V <sub>DDR</sub>
ITX_RF, 0dBm	Radio TX current at 0 dBm excluding Balun loss	-	14.2	_	mA	Silicon only. Guaranteed by design simulation
ITX,-3dBm	TX current at -3-dBm setting (PA4)	-	15.5	_	mA	Silicon only
ITX,-6dBm	TX current at -6-dBm setting (PA3)	-	14.5	_	mA	Silicon only
ITX,-12dBm	TX current at -12-dBm setting (PA2)	-	13.2	_	mA	Silicon only
ITX,-18dBm	TX current at -18-dBm setting (PA1)	-	12.5	_	mA	Silicon only
ITV . 7 E ID.	PA TX Current at +7.5 dBm module TXP	_	8.0	_	mA	PA only average current Packet length of 0x01 Continuous Transmit
ITX, +7.5dBm	Silicon TXP set to –12-dBm setting (PA2)	-	27.0	_	mA	PA only average current Packet length of 0xFF Continuous Transmit
ITXRX, PA/LNA	PA/LNA set to shutdown mode	-	1.0	_	μΑ	PA/LNA only current
lavg_1sec, 7.5dBm	Average current at 1-second BLE connection interval	-	30	-	μΑ	Module TXP: +7.5 dBm; ±20-ppm master and slave clock accuracy. For empty PDU exchange
lavg_4sec, 7.5dBm	Average current at 4-second BLE connection interval	-	13	-	μΑ	Module TXP: +7.5 dBm; ±20-ppm master and slave clock accuracy. For empty PDU exchange
General RF Specifi	cations					
FREQ	RF operating frequency	2400	_	2482	MHz	-
CHBW	Channel spacing	ı	2	_	MHz	-
DR	On-air data rate	ı	1000	_	kbps	_
IDLE2TX	BLE.IDLE to BLE. TX transition time	ı	120	140	μs	-
IDLE2RX	BLE.IDLE to BLE. RX transition time	ı	75	120	μs	_
RSSI Specification	s		_			
RSSI, ACC	RSSI accuracy	-	±5	_	dB	_
RSSI, RES	RSSI resolution	_	1	-	dB	_
RSSI, PER	RSSI sample period	ı	6	_	μs	_



### **Environmental Specifications**

#### **Environmental Compliance**

This Cypress BLE module is built in compliance with the Restriction of Hazardous Substances (RoHS) and Halogen Free (HF) directives. The Cypress module and components used to produce this module are RoHS and HF compliant.

#### RF Certification

The CYBLE-212006-01 and CYBLE-202007-01 modules will be certified under the following RF certification standards at production release.

■ FCC: WAP2006

■ CE

■ IC: 7922A-2006 ■ MIC: 203-JN0599

■ KC: MSIP-CRM-Cyp-2006

#### **Safety Certification**

The CYBLE-212006-01 and CYBLE-202007-01 modules comply with the following regulations:

■ Underwriters Laboratories, Inc. (UL) - Filing E331901

■ CSA

**■** TUV

#### **Environmental Conditions**

Table 55 describes the operating and storage conditions for the Cypress BLE module.

Table 55. Environmental Conditions for CYBLE-2X20XX-X1

Description	Minimum Specification	Maximum Specification
Operating temperature	−40 °C	85 °C
Operating humidity (relative, non-condensation)	5%	85%
Thermal ramp rate	-	3 °C/minute
Storage temperature	−40 °C	85 °C
Storage temperature and humidity	_	85 ° C at 85%
ESD: Module integrated into system Components <sup>[13]</sup>	-	15 kV Air 2.2 kV Contact

#### **ESD and EMI Protection**

Exposed components require special attention to ESD and electromagnetic interference (EMI).

A grounded conductive layer inside the device enclosure is suggested for EMI and ESD performance. Any openings in the enclosure near the module should be surrounded by a grounded conductive layer to provide ESD protection and a low-impedance path to ground.

**Device Handling**: Proper ESD protocol must be followed in manufacturing to ensure component reliability.

#### Note

<sup>13.</sup> This does not apply to the RF pins (ANT, XTALI, and XTALO). RF pins (ANT, XTALI, and XTALO) are tested for 500-V HBM.



### **Regulatory Information**

#### **FCC**

#### FCC NOTICE:

The devices CYBLE-212006-01 and CYBLE-202007-01 comply with Part 15 of the FCC Rules. The device meet the requirements for modular transmitter approval as detailed in FCC public Notice DA00-1407.transmitter Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause undesired operation.

#### CAUTION:

The FCC requires the user to be notified that any changes or modifications made to this device that are not expressly approved by Cypress Semiconductor may void the user's authority to operate the equipment.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, ê may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help

#### LABELING REQUIREMENTS:

The Original Equipment Manufacturer (OEM) must ensure that FCC labelling requirements are met. This includes a clearly visible label on the outside of the OEM enclosure specifying the appropriate Cypress Semiconductor FCC identifier for this product as well as the FCC Notice above. The FCC identifier is FCC ID: WAP2006.

In any case the end product must be labeled exterior with "Contains FCC ID: WAP2006".

#### ANTENNA WARNING:

This device is tested with a standard SMA connector and with antennas meeting the characteristics shown in Table 7 on page 14. When integrated in the OEMs product, these fixed antennas require installation preventing end-users from replacing them with non-approved antennas. Any antenna not in the following table must be tested to comply with FCC Section 15.203 for unique antenna connectors and Section 15.247 for emissions.

#### RF EXPOSURE:

To comply with FCC RF Exposure requirements, the Original Equipment Manufacturer (OEM) must ensure to install the approved antenna in the previous.

The preceding statement must be included as a CAUTION statement in manuals, for products operating with the approved antennas in Table 6 and Table 7 on page 14, to alert users on FCC RF Exposure compliance. Any notification to the end user of installation or removal instructions about the integrated radio module is not allowed.

The radiated output power of CYBLE-212006-01 and CYBLE-202007-01 with the specified antennas are far below the FCC radio frequency exposure limits. Nevertheless, use CYBLE-212006-01 and CYBLE-202007-01 in such a manner that minimizes the potential for human contact during normal operation.

End users may not be provided with the module installation instructions. OEM integrators and end users must be provided with transmitter operating conditions for satisfying RF exposure compliance.



#### Innovation, Science and Economic Development (ISED) Canada Certification

CYBLE-212006-01 and CYBLE-202007-01 are licensed to meet the regulatory requirements of Innovation, Science and Economic Development (ISED) Canada.

License: IC: 7922A-2006

Manufacturers of mobile, fixed or portable devices incorporating this module are advised to clarify any regulatory questions and ensure compliance for SAR and/or RF exposure limits. Users can obtain Canadian information on RF exposure and compliance from www.ic.gc.ca.

This device has been designed to operate with the antennas listed in Table 6 and Table 7 on page 14, having a maximum gain of 2.2 dBi. Antennas not included in this list or having a gain greater than 2.2 dBi are strictly prohibited for use with this device. The required antenna impedance is 50 ohms. The antenna used for this transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

#### ISED NOTICE:

The devices CYBLE-212006-01 and CYBLE-202007-01, including the specified antennas comply with Canada RSS-GEN Rules. The device meets the requirements for modular transmitter approval as detailed in RSS-GEN. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause undesired operation.

Les dispositifs CYBLE-212006-01 et CYBLE-202007-01, y compris les antennes spécifiées, sont conformes aux Règles RSS-GEN de Canada. L'appareil répond aux exigences d'approbation de l'émetteur modulaire tel que décrit dans RSS-GEN. L'opération est soumise aux deux conditions suivantes: (1) Cet appareil ne doit pas causer d'interférences nuisibles, et (2) Cet appareil doit accepter toute interférence reçue, y compris les interférences pouvant entraîner un fonctionnement indésirable.

#### ISED INTERFERENCE STATEMENT FOR CANADA

These modules comply with Innovation, Science and Economic Development (ISED) Canada licence-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Ces modules sont conformes à la norme (s) RSS soumise (s) à la licence de l'innovation, de la science et du développement économique (ISED). Le fonctionnement est soumis aux deux conditions suivantes: (1) cet appareil ne doit pas provoquer d'interférence, et (2) cet appareil doit accepter toute interférence, y compris les interférences susceptibles de provoquer un fonctionnement indésirable de l'appareil.

#### ISED RADIATION EXPOSURE STATEMENT FOR CANADA

This equipment complies with ISED radiation exposure limits set forth for an uncontrolled environment.

Cet équipement est conforme aux limites d'exposition aux radiations ISED prévues pour un environnement incontrôlé.

#### LABELING REQUIREMENTS:

The Original Equipment Manufacturer (OEM) must ensure that ISED labelling requirements are met. This includes a clearly visible label on the outside of the OEM enclosure specifying the appropriate Cypress Semiconductor IC identifier for this product as well as the ISED Notice above. The IC identifier is 7922A-2006. In any case, the end product must be labeled in its exterior with "Contains IC: 7922A-2006".

Document Number: 002-15631 Rev. \*E Page 32 of 39



### **European Declaration of Conformity**

Hereby, Cypress Semiconductor declares that Bluetooth modules CYBLE-212006-01 and CYBLE-202007-01 comply with the essential requirements and other relevant provisions of Directive 2014. As a result of the conformity assessment procedure described in Annex III of the Directive 2014, the end-customer equipment should be labeled as follows:



All versions of the CYBLE-212006-01 and CYBLE-202007-01 in the specified reference design can be used in the following countries: Austria, Belgium, Cyprus, Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Poland, Portugal, Slovakia, Slovenia, Spain, Sweden, The Netherlands, the United Kingdom, Switzerland, and Norway.

### MIC Japan

CYBLE-212006-01 and CYBLE-202007-01 are certified as a module with type certification number 203-JN0599. End products that integrate CYBLE-212006-01 and CYBLE-202007-01 do not need additional MIC Japan certification for the end product.

End product can display the certification label of the embedded module.

Model Name: EZ-BLE PRoC XR Module

Part Number: CYBLE-212006-01

Manufactured by Cypress Semiconductor.



R

203-JN0599

Model Name: EZ-BLE PRoC XR Module

Part Number: CYBLE-202007-01

Manufactured by Cypress Semiconductor.



R

203-JN0599

#### **KC Korea**

CYBLE-212006-01 and CYBLE-202007-01 are certified for use in Korea with certificate number MSIP-CRM-Cyp-2006.

#### 한국인증세부정보:



- 1. 제품명(모델명): 특정소출력무선기기(무선데이터통신시스템용무선기기), CYBLE-212006-01
- 2. 인증 번호: MSIP-CRM-Cyp-2006
- 3. 라이선스 소유자: Cypress Semiconductor Corporation
- 4. 제조일자: 2016.8
- 5. 제조업체/국가명: Cypress Semiconductor Corporation/ 중국

해당 무선설비는 전파혼신 가능성이 있으므로 인명안전과 관련된 서비스는 할 수 없습니다.

Document Number: 002-15631 Rev. \*E Page 33 of 39



### **Packaging**

Table 56. Solder Reflow Peak Temperature

Module Part Number	Package	Maximum Peak Temperature	Maximum Time at Peak Temperature	No. of Cycles
CYBLE-2X20XX-X1	30-pad SMT	260 °C	30 seconds	2

Table 57. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Module Part Number	Package	MSL
CYBLE-2X20XX-X1	30-pad SMT	MSL 3

The CYBLE-2X20XX-X1 is offered in tape and reel packaging. Figure 11 details the tape dimensions used for the CYBLE-2X20XX-X1.

Figure 11. CYBLE-2X20XX-X1 Tape Dimensions




Figure 12 details the orientation of the CYBLE-2X20XX-X1 in the tape as well as the direction for unreeling.

Figure 12. Component Orientation in Tape and Unreeling Direction (Illustration Only)






Figure 13 details reel dimensions used for the CYBLE-2X20XX-X1.

 $\mathbf{\omega}$ Index NOTE Dimension Tolerance 24. 5 A Inside Width +0.50mm -0.50mm 330.00 В Reel Diameter +1.5mm -1.5mm C Outer Axis Diameter 100.00 +1.5mm -1.5mm Inner Axis Diameter 13.00 +0.50mm -0.50mm D

Figure 13. Reel Dimensions

The CYBLE-2X20XX-X1 is designed to be used with pick-and-place equipment in an SMT manufacturing environment. The center-of-mass for the CYBLE-2X20XX-X1 is detailed in Figure 14.




Figure 14. CYBLE-2X20XX-X1 Center of Mass (Seen from Top)



## **Ordering Information**

Table 58 lists the CYBLE-2X20XX-X1 part numbers and features.

**Table 58. Ordering Information** 

Part Number	CPU Speed (MHz)	Flash Size (KB)	CapSense	SCB	TCPWM	12-Bit SAR ADC	I <sup>2</sup> S	LCD	Package	Packing	Certified
CYBLE-212006-01	48	256	Yes	2	4	1 Msps	Yes	Yes	30-SMT	Tape and Reel	Yes
CYBLE-202007-01	48	256	Yes	2	4	1 Msps	Yes	Yes	30-SMT	Tape and Reel	Yes
CYBLE-202013-11	48	256	Yes	2	4	1 Msps	Yes	Yes	30-SMT	Tape and Reel	No


Table 59. Tape and Reel Package Quantity and Minimum Order Amount

Description	Minimum Reel Quantity	Maximum Reel Quantity	Comments
Reel Quantity	500	500	Ships in 500 unit reel quantities.
Minimum Order Quantity (MOQ)	500	_	
Order Increment (OI)	500	_	

The CYBLE-2X20XX-X1 is offered in tape and reel packaging. The CYBLE-2X20XX-X1 ships with a maximum of 500 units/reel.

#### **Part Numbering Convention**

The part numbers are of the form CYBLE-ABCDEF-GH where the fields are defined as follows.



For additional information and a complete list of Cypress Semiconductor BLE products, contact your local Cypress sales representative. To locate the nearest Cypress office, visit our website.

U.S. Cypress Headquarters Address	198 Champion Court, San Jose, CA 95134			
U.S. Cypress Headquarter Contact Info	(408) 943-2600			
Cypress website address	http://www.cypress.com			



## **Acronyms**

### Table 60. Acronyms Used in this Document

	, 
Acronym	Description
BLE	Bluetooth Low Energy
Bluetooth SIG	Bluetooth Special Interest Group
CE	European Conformity
CSA	Canadian Standards Association
EMI	electromagnetic interference
ESD	electrostatic discharge
FCC	Federal Communications Commission
GPIO	general-purpose input/output
IC	Industry Canada
IDE	integrated design environment
KC	Korea Certification
MIC	Ministry of Internal Affairs and Communications (Japan)
PCB	printed circuit board
RX	receive
QDID	qualification design ID
SMT	surface-mount technology; a method for producing electronic circuitry in which the components are placed directly onto the surface of PCBs
TCPWM	timer, counter, pulse width modulator (PWM)
TUV	Germany: Technischer Überwachungs-Verein (Technical Inspection Association)
TX	transmit

## **Document Conventions**

### **Units of Measure**

Table 61. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
kV	kilovolt
mA	milliamperes
mm	millimeters
mV	millivolt
μΑ	microamperes
μm	micrometers
MHz	megahertz
GHz	gigahertz
V	volt



## **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	5446955	DSO	10/07/2016	Preliminary datasheet for CYBLE-2X20XX-X1 modules.
*A	5536076	DSO	11/29/2016	Updated More Information: Added EZ-Serial™ BLE Firmware Platform section. Updated Overview: Added Bluetooth Declaration ID and QDID under "Bluetooth 4.2 qualified single-mode module" Updated Recommended Host PCB Layout: Updated Figure 4, Figure 5, and Figure 6 captions to specify that these as "Seer on Host PCB". Updated Power Supply Connections and Recommended External Components Updated Figure 7 and Figure 8 to specify that these are "Seen from Bottom". Updated Digital and Analog Capabilities and Connections: Updated Table 4: Updated TCPWM column to add TCPWM capability on Port 2 pins. Added Footnote 5.
*B	5554670	DSO	12/15/2016	Updated More Information: Added hyperlinks for Evaluation Board listed under Development Kits Updated Enabling Extended Range Feature: Updated SAR ADC: Updated Table 21 to add Note 10 to specify under what conditions the maximum number of ADC channels can be achieved.
*C	5667227	DSO	03/21/2017	Changed status from "Preliminary" to "Final".  Added Antenna Matching Network Requirements for CYBLE-202013-11 section.  Updated Table 54 to update specifications for RX, TX, and module power consumption.  Updated Figure 14 to add Center of Mass for CYBLE-212006-01.
*D	5705684	AESATMP7	04/21/2017	Updated Cypress Logo and Copyright.
*E	5782926	DSO	06/22/2017	Updated More Information. Updated Enabling Extended Range Feature to specifically state that there is no bypass mode of operation for this module. Updated Table 53, specifications RSXE1 and RSXE2 comment to latest CE specification - ETSI EN300 V2.1.1. Updated power supply upper voltage range for V <sub>DD</sub> signal throughout document to 3.6 V due to PA/LNA digital interface power level requirement: Updated Power Supply Connections and Recommended External Components Updated Figure 8. Updated Table 4, Table 10 through Table 14, Table 15, Table 17, Table 22, and Table 23. Updated Innovation, Science and Economic Development (ISED) Canada Certification on page 32 to latest ISED documentation requirements. Updated European Declaration of Conformity on page 32 to latest European regulatory requirements. Updated Sales page.



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

Memory cypress.com/memory
Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

#### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2016-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.