M51285BFP

NTSC/PAL ENCODER

DESCRIPTION

The M51285BFP is a semiconductor integrated circuit developed for PIP (picture in picture), digital special playback etc. The circuit, formed on the 42 pin plastic flat package, encodes R-Y, B-Y color signals and luminance signals into video signals, and is usable both in NTSC and PAL systems.

FEATURES


- Low power dissipation (supply voltage: 5V; circuit current: 35mA Typ.)
- Applicable to NTSC and PAL systems
- Chroma level of sub display screen tracks the burst level of main display screen.
- No need to adjust carrier balance
- 4fsc VCXO is adopted for accurate modulation axle.
- Killer level can be set from outside.
- Internal carrier can be modulated with FREE RUN mode.
- Pedestals of main and sub display screens agree.
- Usable for a variety of special playback signal processing patterns


APPLICATION

NTSC/PAL SYSTEM VCR,TV

RECOMMENDED OPERATING CONDITION

Rated supply voltage5.0V Supply voltage range4.5 \sim 5.5V





ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	-Ratings	Unit
Vcc	Supply voltage	5. 5	V
Pd	Power dissipation	560	mW
Kθ	Thermal derating	5, 6	mW/°C
Topr	Operating temperature	−20~75	rc
Tstg	Storage temperature	-40~125	ర

$\textbf{ELECTRICAL} \quad \textbf{CHARACTERISTICS} \; (\texttt{Ta} = 25 ^{\circ}\texttt{C}, \; \texttt{uniess otherwise noted}) \\ \textbf{Input/output Pin Characteristics}$

Input/Output	Input/output type	Measuri		Unit			
input/Output	input output type	Measuri	Min.	Тур.	Max.	Oill	
IN	NPN open base	Input current		0	0.8	1.6	μA
IN	NPN emitter follower (SYNC clamp input)	Bias current		10	20	30	μΑ
IN	NPN emitter follower (SYNC clamp input)	Bias current			20	30	μA
OUT	NPN collector (with pull-up resistor)	Pull-up resistance		30	39	50	kΩ
оит	NPN emitter follower (with bias resistor)	Bias resistance		15	20	25	kΩ
OUT	NPN emitter follower (with bias resistor)	Bias resistance Bias resistance Resistance		12	15	18	· kΩ
оит	NPN emitter follower (with bias resistor)			12	15	18	kΩ
IN	Resistor			2.4	3.3	4.2	kΩ
OUT	NPN emitter follower	Bias current		320	460	600	μA
IN	Resistor	Resistance		3.7	5.0	6.3	kΩ
	PNP open base	Input current	V ₁₈ >3.0V	-1.0		0	μА
IN	(with input limiter)	input current	V18<2.0V	-100		0	μA
OUT	NPN emitter follower	Bias current		0.8	1.0	1.8	mA
IN	NPN open base	Input current		0	0.8	1.6	μA
IN	Resistor	Resistance		7	10	13	kΩ
IN	NPN open base	Input current		0		1.0	μA
OUT	NPN follower (with bias resistor)	Bias resistance		36	51	66	kΩ
IN	NPN open base (pedestal clamp input)	Input current		-100	0	100	пА
IN	NPN open base	Input current		0		1.0	μА
IN	NPN open base (pedestal clamp input)	Input current		-100	0	100	nA
IN	NPN open base	Input current		0		1.0	μA
OUT	NPN emitter follower	Bias current		385	550	715	μА
IN	Resistor	Resistance		7	10	13	kΩ
IN	NPN open base (pedestal clamp input)	Input current		0	0.8	2.0	μА
ОПТ	NPN emitter follower	Bias current		385	550	715	μA
IN	NPN open base	Input current		0		3.0	μА
IN	NPN open base	Input current		0		1.6	μA
IN	NPN open base	Input current		0		1.6	μА
OUT	NPN emitter follower	Bias current		385	550	715	μА

MITSUBISHI ICs (AV COMMON) M51285BFP

NTSC/PAL ENCODER

AFC

Symbol	Parameter	Input	Test	Test conditions		Limits			
		pin	pin			Min.	Тур.	Max.	Unit
VSDETMIN	SYNC separation (signal) minimum (nput level	2	9	SG1 SYNC length variable, 15.7	34kHz	150			mV _{P-1}
td-csync	C-SYNC output delay (leading edge)	2	9	SG1 SYNC length 280mV _{P-P} , 15.	734kHz	400	800	1200	nsec
W-CSYNC	C-SYNC output pulse width	2	9	SG1 SYNC length 280mV _{P-P} , 15.	734kHz	4.0	5, 0	6,0	μsec
VH-CSYNC	C-SYNC output "H" voltage	2	9		SG1 SYNC length 280mV _{P-P} , 15, 734kHz		4.0	- 0.0	V
tdf-V	V-SYNC output delay (leading edge)	2	9	SG1 SYNC length 280mVp.p, 15.		3.6	10	15	+
tdb-V	V-SYNC output delay (trailing edge)	2	(9)	SG1 SYNC length 280mVp.p. 15.		0	2	5	μ \$θ 0
V _H -V	V-SYNC output "H" voltage	2	(8)	SG1 SYNC length 280mV _{P-P} , 15. 734kHz		3.6	4.0		μ8θC
td-HD	HD pulse output delay (leading edge)	2	<u></u>	SG1 SYNC length 280mVp.p, 15. 734kHz		1.5		0.5	
W-HD	HD pulse width	2	10	SG1 SYNC length 280mV _{P-P} , 15, 734kHz		3.6	2.0	2.5	μsec
V _H -HD	HD output "H" voltage	2	100	SG1 SYNC length 280mVp-p, 15, 734kHz		3, 6	4. 0 4. 0	4.2	μsec
AFC-1	AFC THE TOTAL OF T			3	NTSC	500	750	-	V
AFC-1	AFC pull-in range (positive side)	2	(5)		PAL	500	800		Hz
AFC-2	AFC pull-in range (negative side)	2	Æ		NTSC	500	1000		
	The point range (negative side)		(5)		PAL	500	1000		Hz
VH-SDET	SYNC DET output "H" voltage		(5)	SG1 No signal		4. 5			v
VL-SDET	SYNC DET output "L" voltage	2	(5)	SG1 SYNC length 280mV _{P-P} , 15, 734kHz AFC locked				0. 5	v

PLL

Symbol	Parameter	Input	Test pin	Test conditions Pin ② SYNC length 280 mVp.p, 15. 724kHz Pin ② Burst level on the decrease.			Limits		Unit	
	4	pin	pin			Min.	Тур.	Max.		
VLCK-MIN	APC lock minimum input burst level	20	20			50			mV _{P-F}	
APC-1 APC pull-in range (positive side)	(2)(3)	(T)		NTSC	200	500		<u> </u>		
		•		PAL	200	500		Hz		
APC-2 APC pull-in range (negative side)	203	n		NTSC	300	800	,	<u> </u>		
					PAL	300	800		Hz	
VKILLER Killer sensitivity	203	Ø)		NTSC	-35	-30	-25			
	·					PAL	-32	—27	-22	dB
VH-KILL	Killer output "H" voltage		0	SG4 burst 0mV _{P-P}		3.8	4.2		V	
VL-KILL	Killer output "L" voltage	23	20	SG4 burst 140mV _{P-P}			0	0.5	v	
fo	VCXO free running frequency		(19)	SW2 (Side 2)	NTSC	3. 56	3. 58	3. 60	MHz	
	0,			- CITE (GIGG 2)	PAL	4. 41	4. 43	4, 45	MHz	
V _{TH-HD}	HD IN threshold voltage	20				1.0	1.8	2.6	V	
Vтн-нР	NTSC/PAL threshold voltage	20				3. 0	3. 8	4.6	V	

NTSC/PAL ENCODER

MOD

Symbol	Parameter	Input Te		Test	Test Test conditions						
		F		pin	Test conditions		Min.	Тур.	Max.	Unit	
Смор	GMOD Modulation gain	Modulation dain		29	TP33	$G_{MOD} = \frac{V_{O}(V_{P-P})}{O_{C}(V_{P-P})}$	R-Y	0.7	1.0	1.3	
			(3) 1 F 33	0.5 (V _{P-P})	B-Y	0.7	1.0	1.3	1 -		
ABF-MOD	ABF-MOD Burst modulation gain		30	TP33		R-Y	0.1	0.25	0.4	Vp.p	
			30			B-Y	0, 1	0.25	0.4		
DMOD	Maximum input color difference amplitude	2	29	TP33		R-Y	0.4	0.7			
	mpictoria ampicado	ୢ୷	(1)	0 11 33		B-Y	0.4	0.7		Vp.p	
LKMOD	Carrier leak	1	_	TP33	SW2 (side 2)			20	40	mV _{P-P}	
TR	Chroma tracking		23	TP33			1.5	2	2.5		
Омор	Modulation angle			трзз	Difference between R-Y mod and B-Y modulation angle	lulation angle	80	90	100	deg.	

Gмор = Chroma output amplitude TP 39

Color difference input amplitude 39 or 39

TR = Chroma output (parent burst = 280 mV_{P-P})
Chroma output (parent burst = 140 mV_{P-P})

Y/C MIX, Video SW

Symbol	Parameter	Input	Test	Test conditions				
		pin	pin	rest conditions	Min.	Тур.	Max.	Unit
dVsync	Video clamp SYNC contraction	2	2	SG1 SYNC 280mVP-P		10	30	mV
GVSUB	SUB amplifier gain	2	€2		7	8.3	9.5	dB
GVMAIN	MAIN amplifier gain	2	38		4	5. 5	7	dB
VFRAME	Frame pulse output	200	33	Pin ② SG1 280mVP-P	550	600	650	mV _{P-P}
VSYNC	SYNC output level	2	330	Pin ② SG1 280mVP-P	500	550	600	mVe-e
GVMIX	Y/C MIX amplifier gain	233	38	Pin ② SG1 280mVP-P	10	12	14	dB
DYMIX	Y input D range	236	330	Pin ② SG1 280mVP-P Vcc, SW9, 12 ON Pin ①	400	450		Vp.p
Dсміх	C input D range	23	3	Pin ② SG1, PIn①, 280mVp-p Vcc, SW8, 12 ON	400	450		mV _{P-P}
Vof-ped	Set pedestal offset	241	39	Pin ② SG1 280mVp.p., SW12 ON Apply 5 Vp.p rectangular wave of approximately 30 kHz synchronizing with SG1 to pin ⑥ (from GND).	0	15	30	m∨

Entire circuit

Symbol Parameter	Input		Test conditions		Limits		41-14	
	pin	pin	1 031 CONDITIONS	Min.	Тур.	Max.	Unit	
VCCR	Operating current		_	Operation should be normal in the application circuit.	45	5.0	5.5	٧
lcc	Current dissipation	_	230	Vcc=5.0V	24	35	46	mA

ELECTRICAL CHARACTERISTICS TEST METHOD


AFC

VSDETMIN

Observe the SYNC separate out (signal) at PIN ③. Decrease the synchronizing signal of SG 1 gradually; the synchronizing signal amplitude when the SYNC separate out (signal) begins to be disturbed is VSDETMIN.

td-csync

Observe the SYNC separate out (signal) at PIN (9) and the synchronizing signal of SG 1 semultaneously, the time difference, shown in the following figure, is td-csync.



W-csync


Using the same measuring method as in (A-2), the pulse width, shown in the above figure, is W-csync.

V_H-sync

The "H" voltage of the SYNC separate out signal observed at PIN (9) is VH-sync.


tdf-v

Observing the vertical SYNC separate out (signal) at PIN ® and the vertical synchronizing signal of SG 1 simultaneously, the time difference in the first transition, shown in the following figure, is tdf-v.



tdb-v

Using the same measuring method as in (A-5), the time difference in the last transition shown, in the following figure, is tdb-v.




VH-V

The "H" voltage of the SYNC separate out (signal) observed at PIN ® is VH-V.

td-HD

Observing the HD output signal of PIN 0 and the synchronizing signal of SG 1 simultaneously, the time difference, shown in the following figure, is td-HD.



W-HD


Using the same measuring method as in (A-8), the pulse width, shown in the above figure, is W-HD.

VH-HD

The "H" voltage of the HD output signal observed at PIN 19 is VH-HD.

CPRAFCP

For SG1, use a pulse wave with constant Pw= $5.0\,\mu$ sec and variable frequency, as shown in the figure to the right. The amplitude is 0.28Vp-p. The measuring point is at PIN5.The output voltage of PIN 5 is "L" when AFC is locked. The pulse frequency when the output of PIN 5 changes from "H" to "L" as the frequency is decreased gradually from around 20kHz is fh, and CARAFCP is expressed as follows.



$$CAR_{AFCP} = \begin{cases} f_{H-15.734[kHz]} & (NTSC) \\ f_{H-15.625[kHz]} & (PAL) \end{cases}$$

CPRAFON

Use the same measuring method given in (A-11). In this case, decrease the frequency gradually from around 10kHz; the pulse frequency when the output of PIN ⑤ changes from "H" to "L" is fL, and CPRAFCN is expressed as:

VH-SDET

The output DC voltage of PIN (5) when the output of SG1 carries no signal is VH-SDET.

VL-SDET

The output DC voltage of PIN 5 when SG1 is the standard video signal is V_{L-SDET}.

PLL

VCLK-MIN

First,adjust the free running frequency. Set SW2 to 2 and vary TC1 while measuring the output frequency of PIN[®] (high impedance buffer is necessary)in order to adjust it to 3.579545MHz for NTSC or 4.43619MHz for PAL.

After adjusting the free running frequency, return SW2 to 1. While decreasing the burst signal amplitude of SG4 gradually, the burst signal amplitude right before the burst signal and VCXO output signal of PIN (9) step out is VCLK-MIN.

CPRAPCE

After adjusting the free running frequency by the method given in (P-1), make sure SW2 has been returned to 1. Use continuous sine waves as the signal source for SG4 whose amplitude is 280mVp-p. The frequency when APC is locked

by gradually decreasing the frequency from approximately the free running frequency +5kHz is fh, and CPRAPCP is expressed as:

$$CPR_{APCP} = \begin{cases} f_{H-3579545} & [Hz] & (NTSC) \\ f_{H-4433619} & [Hz] & (PAL) \end{cases}$$

CPRAPCL

The frequency when APC is locked by gradually in creasing the frequency from the free running frequency -5kHz using the same method given in (P-2) is fL, and CPRAPCL is expressed as:

VKILLER

After adjusting the free running frequency by the same method given in (P-1), return SW2 to 1. Set VS1 to 2.5V and gradually decrease the burst signal amplitude of SG4. The burst signal amplitude right before the output DC voltage of PIN② changes from "L" to "H" is VBMIN[mVp-p], and VKILLER is expressed as:

$$V_{KILLER} = 20 \log \frac{V_{BMIN}}{280 \text{ [mVp-p]}}$$

VH-KILL

While following the method given in (P-4), when the burst signal amplitude of SG4 becomes 0mVp-p, the DC voltage of PIN Ø is VH-KILL

VL-KILL

While following the method given in (P-4), when the burst signal amplitude of SG4 becomes 280mVp-p, the DC voltage of PIN ② is VL-KILL

fo

This parameter is a measure of the dispersion of free running frequency when TC 1 is fixed after adjusting VCXO free running frequency. When TC1=17pF for NTSC or 21pF for PAL, and SW2 is set to 2, the frequency at PIN[®] is fo.

Vтн-нс

This parameter indicates the pulse voltage of external HD pulses (PIN ②) for normal operation of F/F of IC in PAL. The "H" voltage of HD pulses should be MAX or higher and the "L" voltage should be MIN or lower.

V_{TH-NP}

NTSC mode becomes active if the voltage of PIN② becomes VTH-NP or higher. Therefore, it is necessary that the voltage of PIN② be MAX or higher in NTSC, or that the "H" voltage of HD pulses in PAL be MIN or lower.






MOD

GMOD


To measure R-Y input, set SW4 to 2, SW2 to 2, and SW10 to 1. To measure B-Y input, set SW6 to 2, SW2 to 2, and SW10 to 1. Input the waveforms shown in the following figure from SG5 and SG11 respectively, and read Vo from the waveform observed at TP33. Calculate GMOD is given by the following expression.

$$\mathsf{G}_{\mathsf{MOD}} = \frac{\mathsf{Vo} \; [\mathsf{Vp-p}]}{\mathsf{0.5} \; [\mathsf{Vp-p}]}$$



ABF-MOD

To measure R-Y B.F.P. input, set SW5 to 2, SW2 to 2, and SW10 to 1. To measure B-Y B.F.P. input, set SW7 to 2, SW2 to 2, and SW10 to 1. Input the waveforms shown in the following figure from SG6 and SG11 respectively, and measure Abf-MOD from the waveform observed at TP33.




DMOD

Under the same measuring conditions given in (M-1), increase the amplitude of SG5 gradually; the amplitude of SG5 right before the output of TR3 reaches saturation is DMOD.

LKMOD


Set SW2 to 2 and SW10 to 1, and input the waveform shown in the following figure from SG11; the output amplitude measured at TP₃₃ is LK_{MOD}.



TR


Set SW5 to 2 and SW10 to 1, and input the waveforms Δ shown in the following figure from SG4,SG5 and SG11respectively. The amplitude of the waveform observed at TP₃₃ is V₁₄₀ when V_A=140mVp-p, and V₂₈₀ when V_A=280mVp-p; TR is given by the following expression.

$$TR = \frac{V_{280}}{V_{140}}$$



9 мор


The measure of the phase of the burst equivalent signal of SG4 is Odeg. Set SW10 to 1 and input the waveforms Δ shown in the following figure from SG5, SG7 and SG11. The phase at TP₃₃ when SW4 is set to 2 is θ ₁, and the phase at TP₃₃ when SW4 is set to 1 and SW6 to 2 is θ ₂. θ _{MOD} is given by the following expression.



Y/C MIX, Video SW

dVsync

Input 280mVp-p sink from SG1 as shown in the following figure. Measure the p-p value of the sink waveform after the clamp condenser, and the difference between it and the input is dVsync.



Gysub

The output p-p value of PIN @ when SW1 is set to 2 and a 1.0Vp-p,setup 0.75% color bar composite video signal is input from SG2 is V420uT.GVSUB is given by the following expression.

$$GvsuB = 20 log \frac{V_{420UT}}{1.0} [dB]$$


GVMAIN

The output p-p value of PIN[®] when a 1. 0Vp-p 100% white Y video signal is input from SG1 is V₃souт.Gvmain is given by the following expression.

$$G_{VMAIN} = 20 log \frac{V_{38OUT}}{1.0} [dB]$$

VFRAME

Set SW1 to 2, SW11 to 2, input the waveforms shown in the following figure from SG1 and SG2 respectively, and measure VFRAME of the waveform output from PIN® as shown below.



Vsync

Measure the p-p value of the sink pulse output at PIN® under the same measuring conditions given in (V-1); the value obtained is Vsync.

GVMIX

Input a waveform under the same conditions given in (V-1) from SG1 and set SW12 to 2, and SW8 and SW9 to 1. The p-p value of the composite video signal output to PIN ³/₂, when a Y signal that is an attenuated signal of a 1.0Vp-p 75% color bar video signal synchronized with SG1 at -12dB is input from SG11 and a chroma signal that is an attenuated signal of the above color bar video signal at -12dB is input from SG9, is V380UT [Vp-p]. GVMIX is given by the following expression.

$$G_{VMIX} = 20 \log \frac{V_{380UT}}{0.5} [dB]$$

DYMIX


Input a waveform under the same conditions given in (V-1) from SG1, set SW12 to 2 and SW9 to 1, and input a luminance signal synchronized with SG1 from SG11. The amplitude of the input when the output of PIN [®] begins to be distorted as the amplitude is increased is DYMIX.

DCMIX

Input a waveform under the same conditions given in (V-1) from SG1, set SW12 to 2 and SW8 to 1, and input a chroma signal synchronized with SG1 from SG10. The amplitude of the input when the output of PIN \$\colong{\text{begins}}\$ begins to be distorted as the amplitude is increased is DCMIX.

VOF-PED

Input a waveform under the same conditions given in (V-1) from SG1, change SW12 according to the timing shown below. Measure the part of the waveform output at PIN $\mathfrak B$ as shown below. The measurement obtained is Vof-PED.



Entire Circuit


VccR

Operation should be normal, matching the application circuit example given.

lcc


The current flowing into PIN in the application circuit example is Icc.


TEST CIRCUIT





(Note) SWs 1 through 12 should be connected as conditioned in this circuit diagram unless they are otherwise specified in the measuring methods. SG1 and SG2 are both 1.0 VP-P 100% white Y signals, and SG4 is 280 mVP-P chroma burst signal source synchronizing with SG1.


TYPICAL CHARACTERISTICS












6249826 0021171 657



APPLICATION EXAMPLE



* Input to pins (3), (3) and (3) should be provided at sufficiently low impedance.

PRECAUTIONS FOR APPLICATION

ID detection level is linked with KILLER LEVEL adjustment at pin . For stable operation of ID in the PAL mode, KILLER LEVEL should be kept under 2.8V. For the use in the free run mode in PAL, the application circuit shown here is recommended

