DOT MATRIX LCD 64-OUT SEGMENT DRIVER

■ GENERAL DESCRIPTION

The NJU6417C is a serial input, 64-out segment driver for dot matrix LCDs, especially useful as extension driver for LCD controller drivers like NJU6408B.

It consists of 64-bit (two of 32-bit) shift register, 64-bit latch, and 64 high voltage LCD drivers.

The shift direction of each 32-bit shift register can be set independently to each other, consequently the efficient extension driver allocation according to the number of characters and easy wiring with the LCD panel can be performed.

As the 64-driver have 4 level voltage inputs to drive the LCD, adjustable driving voltage according to the LCD panel can be supplied from the external power source.

■ FEATURES

- 64 Segment Drivers
- 64-bit Shift Register
  (Two of 32-bit Shift Registers)
- Shift Direction of each 32-bit
  Shift Registers Selection
- Two of Shift Direction Select Terminal
- Duty Ratio 1/8 to 1/16
- Fast Data Transmission (Shift Clock 6 MHz max.)
- External Power Supply for LCD Driving Voltage
- LCD Driving Voltage --- $V_{DD} - 3V \sim V_{DD} - 13.5V$
- Operating Voltage --- $5 V \pm 10 \%$
- Package Outline --- QFP 80
- C-MOS Technology

■ PACKAGE OUTLINE

NJU6417CF

■ BLOCK DIAGRAM

■ **PIN CONFIGURATION**

Top diagram: **NJU6417CFC1** (80-pin package)

Top pins (left to right): SEG60, SEG59, SEG58, SEG57, SEG56, SEG55, SEG54, SEG53, SEG52, SEG51, SEG50, SEG49, SEG48, SEG47, SEG46, SEG45, SEG44, SEG43, SEG42, SEG41, SEG40, SEG39, SEG38, SEG37

Left pins (top to bottom), pins 65–80 / 64:
- SEG61
- SEG62
- SEG63
- SEG64
- V5
- V2
- V3
- VSS
- VDD
- IOB2
- SHL1
- SHL2
- SEG32
- SEG31
- SEG30
- SEG29

Right pins (top to bottom), pins 41/40–25/24:
- SEG36
- SEG35
- SEG34
- SEG33
- LM
- LP
- SCL
- IOA1
- IOB1
- NC
- NC
- IOA2
- SEG1
- SEG2
- SEG3
- SEG4

Bottom pins (left to right): SEG28, SEG27, SEG26, SEG25, SEG24, SEG23, SEG22, SEG21, SEG20, SEG19, SEG18, SEG17, SEG16, SEG15, SEG14, SEG13, SEG12, SEG11, SEG10, SEG9, SEG8, SEG7, SEG6, SEG5

Bottom diagram: **NJU6417CFG1** (80-pin package)

Top pins (left to right): SEG59, SEG58, SEG57, SEG56, SEG55, SEG54, SEG53, SEG52, SEG51, SEG50, SEG49, SEG48, SEG47, SEG46, SEG45, SEG44, SEG43, SEG42, SEG41, SEG40

Left pins (top to bottom), pins 61/60–80/1:
- SEG60
- SEG61
- SEG62
- SEG63
- SEG64
- V5
- V2
- V3
- VSS
- VDD
- IOB2
- SHL1
- SHL2
- SEG32
- SEG31
- SEG30
- SEG29
- SEG28
- SEG27
- SEG26

Right pins (top to bottom), pins 41/40–21/20:
- SEG39
- SEG38
- SEG37
- SEG36
- SEG35
- SEG34
- SEG33
- LM
- LP
- SCL
- IOA1
- IOB1
- NC
- NC
- IOA2
- SEG1
- SEG2
- SEG3
- SEG4
- SEG5

Bottom pins (left to right): SEG25, SEG24, SEG23, SEG22, SEG21, SEG20, SEG19, SEG18, SEG17, SEG16, SEG15, SEG14, SEG13, SEG12, SEG11, SEG10, SEG9, SEG8, SEG7, SEG6

NJU6417C

■ **TERMINAL DESCRIPTION**

| No.		SYMBOL	FUNCTION
FC1	FG1		
1~28 37~68 77~80	1~25 34~65 74~80	$SEG_1 \sim SEG_{64}$	LCD segment driving terminal. Each terminal corresponds to each bit of shift register.
29 33	26 30	IOA_2 IOA_1	Data input/output terminals for 1st to 32nd bits shift register. Display data is input (output) synchronized with clock pulse. Input or output is selected by SHL_1 terminal.
32 74	29 71	IOB_1 IOB_2	Data input/output terminals for 33rd to 64th bits shift register. Display data is input (output) synchronized with clock pulse. Input or output is selected by SHL_2 terminal.
34	31	SCL	Shift register clock pulse input terminal. The data is shifted in the shift register by the falling edge of the clock pulse. A data setup time and hold time are required between data input and SCL. Clock pulse rising time (T_{RS}) and falling time (T_{FS}) should be set less than 50ns respectively.
35	32	LP	Latch pulse input terminal. The data in the shift register is latched to the latch by this signal. "H" : Data writing, "L" : Data latch
36	33	LM	Alternate signal input for LCD driving.
69,70, 71	66,67, 68	V_5, V_2, V_3	LCD driving power source terminals. $V_{DD} \geqq V_2 \geqq V_3 \geqq V_5$, $V_{DD} \geqq V_{SS} \geqq V_5$
72 73	69 70	V_{SS} V_{DD}	Power supply terminal (connect to the controller's V_{SS} terminal) Power supply terminal (connect to the controller's V_{DD} terminal)
75	72	SHL_1	Shift direction and input/output control terminal (Pull-up R) "H" or Open : Shift direction is from 1st bit to 32nd bit. "L" : Shift direction is from 32nd bit to 1st bit.
76	73	SHL_2	Shift direction and input/output control terminal (Pull-up R) "H" or Open : Shift direction is from 33rd bit to 64th bit. "L" : Shift direction is from 64th bit to 33rd bit.
30,31	27,28	NC	Non connection.

■ FUNCTIONAL DESCRIPTION

(1) Shift register control

The 64-bit shift register is divided into two of 32-bit shift register.
The shift direction of each 32-bit shift register can be set independently to each other shown in below.

Control Terminal	Input	Shift Direction
SHL$_1$	"H" or Open	IOA$_1$ → IOA$_2$
	"L"	IOA$_1$ ← IOA$_2$
SHL$_2$	"H" or Open	IOB$_1$ → IOB$_2$
	"L"	IOB$_1$ ← IOB$_2$

(1−1) When the terminals SHL$_1$ and SHL$_2$ are "H" or open, the data shift from SEG$_1$ to SEG$_{64}$.

(1−2) When the terminals SHL$_1$ and SHL$_2$ are "L", the data shift from SEG$_{64}$ to SEG$_1$.

(1−3) Reversed sift direction to each other is also available.
SEG$_1$ → SEG$_{32}$ → SEG$_{64}$ → SEG$_{33}$ example is shown in below:

(2) LCD driver output truth table.

Input Data	Selection/Non-selection	LM	Driver Output (SEG$_1$ to SEG$_{64}$)
"H"	Selection	H	V$_5$
		L	V$_{DD}$
"L"	Non-selection	H	V$_3$
		L	V$_2$

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25℃)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	V$_{DD}$	− 0.3 ∼ + 7.0	V
Supply Voltage (2)　Note 1)	V$_{DD}$ ∼ V$_5$	V$_{DD}$-13.5 ∼ V$_{DD}$+0.3	V
Input Voltage	V$_{IN}$	− 0.3 ∼ V$_{DD}$+0.3	V
Operating Temperature	Topr	− 30 ∼ + 80	℃
Storage Temperature	Tstg	− 55 ∼ + 150	℃

Note 1) The relation : V$_{DD}$≧V$_2$≧V$_3$≧V$_5$ must be maintained.

■ ELECTRICAL CHARACTERISTICS

• DC Characteristics

(V$_{DD}$=5V±10% , Ta=−20 ∼ +75℃)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNIT
Input Voltage	V$_{IH}$	LM, LP, SHL$_1$, SHL$_2$ Terminals		0.8V$_{DD}$		V$_{DD}$	V
	V$_{IL}$					0.2V$_{DD}$	
Input Current	I$_{IH1}$	V$_{IH}$=V$_{DD}$	LM, LP Terminals			1	uA
	I$_{IL1}$	V$_{IL}$=0V				− 1	
	I$_{IH2}$	V$_{IH}$=V$_{DD}$	SHL$_1$, SHL$_2$ Terminals			1	
	I$_{IL2}$	V$_{IL}$=0V		− 10	− 15	− 25	
Output Voltage	V$_{OH}$	I$_O$=− 40uA	IOA$_1$, IOA$_2$, IOB$_1$, IOB$_2$ Terminals	4.2			V
	V$_{OL}$	I$_O$= 400uA				0.4	
Driver On-resistance	R$_{ON}$	Id=0.05mA	SEG$_1$ ∼ SEG$_{64}$ Terminals			30	kΩ
Operating Current (Logic Part)	I$_{SSO}$	LM,LP=130us cycle, SCL=1.5MHz Every one bit Inverted Data. No Load.			0.85	1.2	mA
Operating Current (LCD Driver Part)	I$_{SSHO}$	LM,LP=130us cycle, SCL=1.5MHz Every one bit Inverted Data. No Load.			70	100	uA
LCD Driving Voltage	V$_{LCD}$	V$_{DD}$ − V$_5$		V$_{DD}$−3.0		V$_{DD}$−13.5	V

• AC Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Propagation Delay Time	$T_{PLH(HL)}$				150	ns
Maximum Operating Frequency	f_{SCL}	Duty = 50 %			6	MHz
SCL Pulse Width	T_{WS}		63			ns
LP Pulse Width	T_{WL}		110			ns
Set up Time	T_{SET}		50			ns
SCL → LP Time	T_{SL}		100			ns
LP → SCL Time	T_{LS}		0			ns
Data Hold Time	T_{HOLD}		30			ns
SCL Rise, Fall Time	T_{RS}, T_{FS}				50	ns
LP Rise, Fall Time	T_{RL}, T_{FL}				1	us

5

■ TIMING CHART   1/5 Bias, 1/16 Duty Ratio

■ SEGMENT SIGNAL OUTPUT TIMING

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
LP – SEG Output Delay Time	T_{LPSD}	C_L = 100pF			4.5	us
LM – SEG Output Delay Time	T_{LMSD}	C_L = 100pF			4.5	

■ LCD DRIVING WAVEFORM EXAMPLE   1/5 Bias, 1/16 Duty Ratio

■ APPLICATION CIRCUITS

(1) 20-character 2-line Display Example (Combine with NJU6408B)

(2) 40-character 2-line Display Example (NJU6408B + NJU6417C x 2 + NJU6407C)

MEMO

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NJR:

NJU6417CFC1-A NJU6417CFG1 NJU6417CFC1 NJU6417CFC2