

HD74LV74A

Dual D-type Flip Flops with Preset and Clear

REJ03D0312-0300Z (Previous ADE-205-244A (Z)) Rev.3.00 Jun. 02, 2004

Description

The HD74LV74A has independent data, preset, clear, and clock inputs Q and \overline{Q} outputs in a 14 pin package. The input data is transferred to the output at the rising edge of clock pulse CLK. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life.

Features

- $V_{CC} = 2.0 \text{ V to } 5.5 \text{ V operation}$
- All inputs V_{IH} (Max.) = 5.5 V (@ V_{CC} = 0 V to 5.5 V)
- All outputs V_0 (Max.) = 5.5 V (@ V_{CC} = 0 V)
- Typical V_{OL} ground bounce < 0.8 V (@ V_{CC} = 3.3 V, Ta = 25°C)
- Typical V_{OH} undershoot > 2.3 V (@ V_{CC} = 3.3 V, Ta = 25°C)
- Output current ± 6 mA (@V_{CC} = 3.0 V to 3.6 V), ± 12 mA (@V_{CC} = 4.5 V to 5.5 V)
- Ordering Information

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LV74AFPEL	SOP-14 pin(JEITA)	FP-14DAV	FP	EL (2,000 pcs/reel)
HD74LV74ARPEL	SOP-14 pin(JEDEC)	FP-14DNV	RP	EL (2,500 pcs/reel)
HD74LV74ATELL	TSSOP-14 pin	TTP-14DV	Т	ELL (2,000 pcs/reel)

Note: Please consult the sales office for the above package availability.

Function Table

Inputs				Outputs	
PRE	CLR	CLK	D	Q	Q
L	Н	Χ	Χ	Н	L
Н	L	Χ	Χ	L	Н
L	L	Χ	X	H* ¹	H* ¹
Н	Н	1	Н	Н	L
Н	Н	1	L	L	Н
Н	Н	\downarrow	Χ	Q_0	\overline{Q}_0

Note: H: High level

L: Low level

X: Immaterial


1: Low to high transition

↓: High to low transition

Q₀: The level of Q immediately before the input conditions shown in the above table is determined.

1.: Q and \overline{Q} will remain HIGH as long as Preset and Clear are Low, but Q and \overline{Q} are unpredictable, if Preset and Clear go HIGH simultaneously.

Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	V _{CC}	-0.5 to 7.0	V	
Input voltage range*1	Vı	-0.5 to 7.0	V	
Output voltage range*1,2	Vo	-0.5 to V _{CC} + 0.5	V	Output: H or L
		-0.5 to 7.0		V _{CC} : OFF
Input clamp current	I _{IK}	-20	mA	V _I < 0
Output clamp current	lok	±50	mA	$V_O < 0$ or $V_O > V_{CC}$
Continuous output current	I _O	±25	mA	$V_O = 0$ to V_{CC}
Continuous current through	I _{CC} or I _{GND}	±50	mA	
V _{CC} or GND		705		COD
Maximum power dissipation at	P_T	785	mW	SOP
Ta = 25° C (in still air)* ³		500		TSSOP
Storage temperature	Tstg	-65 to 150	°C	

Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.


- 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- 2. This value is limited to 5.5 V maximum.
- 3. The maximum package power dissipation was calculated using a junction temperature of 150°C.

Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage range	Vcc	2.0	5.5	V	
Input voltage range	Vı	0	5.5	V	
Output voltage range	Vo	0	V _{CC}	V	
Output current	I _{OH}	_	-50	μΑ	V _{CC} = 2.0 V
		_	-2	mA	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$
		_	-6		$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$
		_	-12		V _{CC} = 4.5 to 5.5 V
	I _{OL}	_	50	μΑ	V _{CC} = 2.0 V
		_	2	mA	$V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$
		_	6		V _{CC} = 3.0 to 3.6 V
		_	12		V _{CC} = 4.5 to 5.5 V
Input transition rise or fall rate	Δt /Δν	0	200	ns/V	V _{CC} = 2.3 to 2.7 V
		0	100		V _{CC} = 3.0 to 3.6 V
		0	20		V _{CC} = 4.5 to 5.5 V
Operating free-air temperature	Та	-40	85	°C	

Note: Unused or floating inputs must be held high or low.

Logic Diagram



DC Electrical Characteristics

 $Ta = -40 \text{ to } 85^{\circ}\text{C}$

Item	Symbol	V _{CC} (V)*	Min	Тур	Max	Unit	Test Conditions
Input voltage	V_{IH}	2.0	1.5	_	_	V	
		2.3 to 2.7	$V_{CC} \times 0.8$	_	_	_	
		3.0 to 3.6	$V_{CC} \times 0.8$	_	_	_	
		4.5 to 5.5	$V_{\text{CC}} \times 0.8$	_	_		
	V _{IL}	2.0	_	_	0.3		
		2.3 to 2.7	_	_	$V_{\text{CC}}\!\times\!0.2$		
		3.0 to 3.6	_		$V_{\text{CC}}\!\times\!0.2$		
		4.5 to 5.5	_		$V_{\text{CC}}\!\times\!0.2$	<u>.</u>	
Output voltage	V_{OH}	Min to Max	$V_{CC} - 0.1$		_	V	$I_{OL} = -50 \mu\text{A}$
		2.3	2.0		_		$I_{OL} = -2 \text{ mA}$
		3.0	2.48		_		$I_{OL} = -6 \text{ mA}$
		4.5	3.8		_		$I_{OL} = -12 \text{ mA}$
	V_{OL}	Min to Max	_		0.1		$I_{OL} = 50 \mu A$
		2.3	_	_	0.4		$I_{OL} = 2 \text{ mA}$
		3.0	_	_	0.44		$I_{OL} = 6 \text{ mA}$
		4.5	_	_	0.55		I _{OL} = 12 mA
Input current	I _{IN}	0 to 5.5	_		±1	μΑ	$V_{IN} = 5.5 \text{ V or GND}$
Quiescent supply	I _{CC}	5.5	_	_	20	μΑ	$V_{IN} = V_{CC}$ or GND, $I_O = 0$
current							
Output leakage current	I _{OFF}	0	_	_	5	μΑ	V_1 or $V_0 = 0 \text{ V to } 5.5 \text{ V}$
Input capacitance	C _{IN}	3.3	_	2.0	_	pF	$V_I = V_{CC}$ or GND

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.

Switching Characteristics

 $V_{CC}=2.5\pm0.2\ V$

		Ta =	25°C		Ta = -4	0 to 85°C		Test	FROM	то
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Maximum clock	t _{max}	50	100	_	40	_	MHz	C _L = 15 pF		_
frequency		30	70	_	25	_	<u> </u>	C _L = 50 pF		
Propagation	t _{PLH}	_	9.8	14.8	1.0	17.0	ns	C _L = 15 pF	PRE/CLR	Q or Q
delay time	t_{PHL}	_	11.1	16.4	1.0	19.0	<u> </u>		CLK	_
		_	13.0	17.4	1.0	20.0	<u> </u>	C _L = 50 pF	PRE/CLR	Q or Q
		_	14.2	20.0	1.0	23.0	<u> </u>		CLK	_
Setup time	t _{su}	8.0	_	_	9.0	_	ns		Data	_
		7.0	_	_	7.0	_	<u> </u>		PRE or CL	.R inactive
Hold time	t _h	0.5	_	_	0.5	_	ns			_
Pulse width	t _w	8.0	_	_	9.0	_	ns		PRE or CL	.R "L"
		8.0	_	_	9.0	_			CLK "H" or	· "L"

 $V_{CC}=3.3\pm0.3~V$

		Ta =	25°C		Ta = -40	0 to 85°C		Test	FROM	TO
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Maximum clock	t _{max}	80	140	_	70	_	MHz	C _L = 15 pF		
frequency		50	90	_	45	_		C _L = 50 pF		
Propagation	t _{PLH}	_	6.9	12.3	1.0	14.5	ns	$C_L = 15 pF$	PRE/CLR	Q or \overline{Q}
delay time	t_{PHL}	_	7.9	11.9	1.0	14.0			CLK	
		_	9.2	15.8	1.0	18.0		C _L = 50 pF	PRE/CLR	Q or \overline{Q}
		_	10.2	15.4	1.0	17.5			CLK	
Setup time	t _{su}	6.0	_	_	7.0	_	ns		Data	
		5.0	_	_	5.0	_			PRE or CL	R inactive
Hold time	t _h	0.5	_	_	0.5	_	ns			
Pulse width	t _w	6.0	_	_	7.0	_	ns		PRE or CL	R "L"
		6.0	_	_	7.0	_			CLK "H" or	"L"

 $V_{CC} = 5.0 \pm 0.5~V$

		Ta =	25°C		Ta = -4	$Ta = -40 \text{ to } 85^{\circ}C$		Test	FROM	то
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions	(Input)	(Output)
Maximum clock	t _{max}	130	180	_	110	_	MHz	C _L = 15 pF		
frequency		90	140	_	75	_	_	C _L = 50 pF	_	
Propagation	t _{PLH}	_	5.0	7.7	1.0	9.0	ns	C _L = 15 pF	PRE/CLR	Q or Q
delay time	t_{PHL}	_	5.6	7.3	1.0	8.5	_		CLK	_
		_	6.6	9.7	1.0	11.0	_	C _L = 50 pF	PRE/CLR	Q or Q
		_	7.2	9.3	1.0	10.5	_		CLK	_
Setup time	t _{su}	5.0	_	_	5.0	_	ns		Data	_
		3.0	_	_	3.0	_	_		PRE or CL	R inactive
Hold time	t _h	0.5	_	_	0.5	_	ns			_
Pulse width	t _w	5.0	_	_	5.0	_	ns		PRE or CL	R "L"
		5.0			5.0	_			CLK "H" or	"L"

Operating Characteristics

 $C_L = 50 pF$


			1a = 2	5°C			
Item	Symbol	V _{CC} (V)	Min	Тур	Max	Unit	Test Conditions
Power dissipation capacitance	C_{PD}	3.3	_	21.0	_	pF	f = 10 MHz
		5.0	_	23.0	_		


Noise Characteristics

 $C_L = 50 \text{ pF}$


			Ta = 25	Ta = 25°C			
Item	Symbol	V _{CC} (V)	Min	Тур	Max	Unit	Test Conditions
Quiet output, maximum dynamic V _{OL}	V _{OL (P)}	3.3	_	0.1	0.8	V	
Quiet output, minimum dynamic V _{OL}	V _{OL (V)}	3.3	_	0	-0.8	V	
Quiet output, minimum dynamic V _{OH}	$V_{OH\ (V)}$	3.3	_	3.2	_	V	
High-level dynamic input voltage	$V_{\text{IH (D)}}$	3.3	2.31	_	_	V	
Low-level dynamic inout voltage	$V_{\text{IL }(D)}$	3.3	_	_	0.99	V	


Test Circuit






Package Dimensions







Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system tha

- use.
 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

http://www.renesas.com

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbHDornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001