

July 1997 Revised April 1999

74VHCT374A Octal D-Type Flip-Flop with 3-STATE Outputs

General Description

The VHCT374A is an advanced high speed CMOS octal flip-flop with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type flip-flop is controlled by a clock input (CP) and an output enable input (OE). When the OE input is HIGH, the eight outputs are in a high impedance state.

Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. This device can be used to interface 3V to 5V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Note 1: Outputs in OFF-State.

Features

- High speed: $f_{MAX} = 140 \text{ MHz}$ (typ) at $T_A = 25^{\circ}\text{C}$
- High noise immunity: $V_{IH} = 2.0V$, $V_{IL} = 0.8V$
- Power down protection is provided on all inputs and outputs
- Low power dissipation:

 $I_{CC} = 4 \mu A \text{ (max)} @ T_A = 25^{\circ}C$


■ Pin and function compatible with 74HCT374

Ordering Code:


Order Number	Package Number	Package Description
74VHCT374AM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74VHCT374ASJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT374AMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT374AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
D ₀ –D ₇	Data Inputs
СР	Clock Pulse Input 3-STATE
ŌĒ	Output Enable Input 3-STATE
O ₀ -O ₇	Outputs

Functional Description

The VHCT374A consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-


Truth Table

	Outputs		
D _n	CP	OE	O _n
Н	~	L	Н
L	~	L	L
Х	Х	Н	Z

- H = HIGH Voltage Level L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance

 = LOW-to-HIGH Transition

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

-40°C to +85°C

Absolute Maximum Ratings(Note 2)

-0.5V to +7.0V Supply Voltage (V_{CC}) DC Input Voltage (V_{IN}) -0.5V to +7.0V

DC Output Voltage (V_{OUT})

(Note 3)

-0.5V to $V_{CC} + 0.5V$ (Note 4) -0.5V to +7.0VInput Diode Current (I_{IK}) -20 mA

Output Diode Current (I_{OK})

(Note 5) ±20 mA

DC Output Current (I_{OUT}) ±25 mA DC V_{CC} /GND Current (I_{CC}) ±75 mA Storage Temperature (T_{STG}) -65°C to $+150^{\circ}\text{C}$

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 6)

4.5V to +5.5V Supply Voltage (V_{CC})

0V to +5.5V Input Voltage (V_{IN})

Output Voltage (V_{OUT})

(Note 3) 0V to V_{CC} 0V to 5.5V (Note 4)

Operating Temperature (T_{OPR}) Input Rise and Fall Time (t_r, t_f)

 $V_{CC} = 5.0V \pm 0.5V$ $0 \text{ ns/V} \sim 20 \text{ ns/V}$

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifica-

Note 3: HIGH or LOW state. $\mathbf{I}_{\mathrm{OUT}}$ absolute maximum rating must be observed.

Note 4: When outputs are in OFF-State or when $V_{CC} = OV$.

Note 5: $V_{OUT} < GND$, $V_{OUT} > V_{CC}$ (Outputs Active).

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = 25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	
Cymbol		(V)	Min	Тур	Max	Min	Max	Oille	001	iditions
V _{IH}	HIGH Level	4.5	2.0			2.0		V		
	Input Voltage	5.5	2.0			2.0		v		
V _{IL}	LOW Level	4.5			8.0		0.8	V		
	Input Voltage	5.5			0.8		0.8	v		
V _{OH}	HIGH Level	4.5	4.40	4.50		4.40		V	$V_{IN} = V_{IH}$	$I_{OH} = -50 \mu A$
	Output Voltage	4.5	3.94			3.80		V	or V _{IL}	$I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$	I _{OL} = +50 uA
	Output Voltage	4.5			0.36		0.44	V	or V _{IL}	I _{OL} = +8 mA
l _{OZ}	3-STATE Output	5.5			±0.25		±2.5	μА	$V_{IN} = V_{IH}$ or V_{IL}	
	OFF-State Current	3.3			10.25		12.5	μΛ	$V_{OUT} = V_{CC}$	or GND
I _{IN}	Input Leakage Current	0-5.5			±0.1		±1.0	μΑ	$V_{IN} = 5.5V c$	or GND
I _{CC}	Quiescent Supply Current	5.5			4.0		40.0	μΑ	$V_{IN} = V_{CC}$ o	r GND
I _{CCT}	Maximum I _{CC} /Input	5.5			1.35		1.50	mA	$V_{IN} = 3.4V$	
		3.3			1.55		1.50	ША	Other Inputs	$s = V_{CC}$ or GND
I _{OFF}	Output Leakage Current	0.0			0.5		5.0	μА	V _{OUT} = 5.5\	/
	(Power Down State)	0.0			0.5		5.0	μΛ		

Noise Characteristics

Symbol	Parameter	V _{CC} (V)	T _A =	: 25°C	Units	Conditions	
	raiameter		Тур	Limits	Oilles		
V _{OLP} (Note 7)	Quiet Output Maximum Dynamic V _{OL}	5.0	1.2	1.6	V	C _L = 50 pF	
V _{OLV} (Note 7)	Quiet Output Minimum Dynamic V _{OL}	5.0	-1.2	-1.6	V	C _L = 50 pF	
V _{IHD} (Note 7)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C _L = 50 pF	
V _{ILD} (Note 7)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	C _L = 50 pF	

3

Note 7: Parameter guaranteed by design.

AC Electrical Characteristics


Symbol	Parameter	v _{cc}	$T_A = 25^{\circ}C$			T _A = -40°	C to +85°C	Units	Conditions	
	i didileter	(V)	Min	Тур	Max	Min	Max	011110	001141110110	
t _{PLH}	Propagation Delay Time	5.0 ± 0.5		4.1	9.4	1.0	10.5	ns		$C_{L} = 15 \text{ pF}$
t_{PHL}		3.0 ± 0.3		5.6	10.4	1.0	11.5	115		$C_{L} = 50 \text{ pF}$
t _{PZL}	3-STATE Output Enable Time	5.0 ± 0.5		6.5	10.2	1.0	11.5	ns	$R_L = 1 k\Omega$	$C_{L} = 15 \text{ pF}$
t_{PZH}		3.0 ± 0.3		7.3	11.2	1.0	12.5	115		$C_{L} = 50 \text{ pF}$
t _{PLZ}	3-STATE Output Disable Time	5.0 ± 0.5		7.0	11.2	1.0	12.0	ns	$R_L = 1 k\Omega$	$C_L = 50 pF$
t_{PHZ}		3.0 ± 0.3		7.0	11.2	1.0	12.0	115		
toslh	Output to Output Skew	5.0 ± 0.5			1.0		1.0		(Note 8)	
toshl		3.0 ± 0.3			1.0		1.0		(Note 6)	
f _{MAX}	Maximum Clock Frequency	5.0 ± 0.5	90	140		80		MHz		$C_{L} = 15 \text{ pF}$
		3.0 ± 0.5	85	130		75		IVIITIZ		$C_{L} = 50 \text{ pF}$
C _{IN}	Input			4	10		10	pF	V _{CC} = Ope	n
	Capacitance			4	10		10	рі		
C _{OUT}	Output Capacitance			9				pF	V _{CC} = 5.0\	/
C _{PD}	Power Dissipation Capacitance			25				pF	(Note 9)	

 $\textbf{Note 8: } Parameter \ guaranteed \ by \ design. \ t_{OSLH} = |t_{PLH \ max} - t_{PLH \ min}|; \ t_{OSHL} = |t_{PHL \ max} - t_{PHL \ min}|$

Note 9: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = $C_{PD} * V_{CC} * f_{|N} + I_{CC}/8$ (per F/F). The total C_{PD} when n pcs. of the octal D Flip-Flop operates can be calculated by the equation: C_{PD} (total) = 20 + 12m.


AC Operating Requirements

	Parameter	V _{CC} (V)		$T_{\Delta} = 25^{\circ}C$		$T_{\Delta} = -40^{\circ}$		
Symbol			Min	Тур	Max	Min	Max	Units
t _W (H)	Minimum Pulse Width (CP)	5.0 ± 0.5	6.5			8.5		ns
t _S	Minimum Set-up Time	5.0 ± 0.5	2.5			2.5		ns
t _H	Minimum Hold Time	5.0 ± 0.5	2.5			2.5		113



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.20 و2ا 7.72 4.16 6,4 4.4±0.1 -B-3,2 10.42 PIN #1 IDENT. LAND PATTERN RECOMMENDATION O.1 C SEE DETAIL A -0.90+0.15 0.09-0.20 0.1±0.05 0.65 0.19-0.30 | \$\P\$ | 0.10\P\$ | A| P\$ | C\$ | -12.00° R0.09mir GAGE PLANE DIMENSIONS ARE IN MILLIMETERS NOTES: 0.25 SEATING PLANE A. CONFORMS TO JEDEC REGISTRATION MID-153, VARIATION AC, REF NOTE 6, DATE $7/93.\,$ -0.6±0.1-R0.09mln B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS. DETAIL A D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com