

# **Si4835DY**

# P-Channel Logic Level PowerTrench® MOSFET

## **General Description**

This P-Channel Logic Level MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.


## **Applications**


- · Battery protection
- Load switch
- Motor drives

## **Features**

• -8.8 A, -30 V. 
$$R_{DS(ON)} = 0.020 \ \Omega \ @ V_{GS} = -10 \ V$$
 
$$R_{DS(ON)} = 0.035 \ \Omega \ @ V_{GS} = -4.5 \ V$$

- Extended  $V_{GSS}$  range ( $\pm 25V$ ) for battery applications.
- Low gate charge (19nC typical).
- Fast switching speed.
- $\bullet$  High performance trench technology for extremely low  $R_{\text{\tiny DS(ON)}}.$
- High power and current handling capability.





## Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage		-30	V
V <sub>GSS</sub>	Gate-Source Voltage		±25	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	-8.8	A
	- Pulsed		-50	
P <sub>D</sub>	Power Dissipation for Single Operation	(Note 1a)	2.5	W
		(Note 1b)	1.2	
		(Note 1c)	1	
T <sub>J</sub> , T <sub>stg</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C

## **Thermal Characteristics**


$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	50	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	25	°C/W

# **Package Outlines and Ordering Information**

Device Marking	Device	Reel Size	Tape Width	Quantity
Si4835DY	4835	4835 13"		2500 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics		I	l	l	I
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-30			V
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A,Referenced to 25°C		-24		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -24 V, V <sub>GS</sub> = 0 V			-1	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 25 V, V <sub>DS</sub> = 0 V			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -25 V, V <sub>DS</sub> = 0 V			-100	nA
On Char	racteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	-1	-2	-3	V
$\Delta V_{GS(th)} \over \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A,Referenced to 25°C		5		mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS} = -10 \text{ V}, I_D = -8.8 \text{ A}$ $V_{GS} = -10 \text{ V}, I_D = -8.8 \text{ A}, T_J = 125^{\circ}\text{C}$ $V_{GS} = -4.5 \text{ V}, I_D = -6.7 \text{ A}$		0.015 0.023 0.026	0.020 0.032 0.035	Ω
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = -10 V, V <sub>DS</sub> = -5 V	-25			Α
<b>g</b> FS	Forward Transconductance	$V_{DS} = -10 \text{ V}, I_{D} = -8.8 \text{ A}$		20		S
Dynamic	Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V},$		1680		pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz		545		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			220		pF
Switchir	ng Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -15 \text{ V}, I_{D} = -1 \text{ A},$		12	22	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$		15	27	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			55	90	ns
t <sub>f</sub>	Turn-Off Fall Time			23	37	ns
Q <sub>g</sub>	Total Gate Charge	$V_{DS} = -10 \text{ V}, I_{D} = -8.8 \text{ A},$		19	27	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = -5 V$ ,		6.8		nC
$Q_{gd}$	Gate-Drain Charge			7.2		nC
Drain-So	ource Diode Characteristics a	nd Maximum Ratings		•	•	
I <sub>s</sub>	Maximum Continuous Drain-Source Did				-2.1	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = -2.1 \text{ A}$ (Note 2)		-0.52	-1.2	V

1: R<sub>BJA</sub> is the sum of the junction-to-case and case-to-ambient resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta JA}$  is determined by the user's board design.



a) 50° C/W when mounted on a 1 in² pad of 2 oz. copper.



b) 105° C/W when mounted on a 0.04 in² pad of 2 oz. copper.



c) 125° C/W on a minimum mounting pad of 2 oz. copper.

Scale 1 : 1 on letter size paper

2: Pulse Test: Pulse Width  $\leq 300~\mu\text{s},~\text{Duty Cycle} \leq 2.0\%$ 

# **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation with Temperature




Figure 5. Transfer Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 4. On-Resistance Variation with Gate-to-Source Voltage





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

# Typical Characteristics (continued)







Figure 7. Gate-Charge Characteristics








Figure 9. Maximum Safe Operating Area

Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient themal response will change depending on the circuit board design.

### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$ FASTr™ PowerTrench® SyncFET™ Bottomless™ QFET™ TinyLogic™ GlobalOptoisolator™ QSTM UHC™ CoolFET™ GTO™ **VCX**<sup>TM</sup>  $CROSSVOLT^{TM}$ QT Optoelectronics™ HiSeC™

DOME™ ISOPLANAR™ Quiet Series™

### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.