

PI74ALVCH16652

16-Bit Bus Transceiver and Register with 3-State Outputs

Product Features

- PI74ALVCH16652 is designed for low voltage operation
- $V_{CC} = 2.3 \text{V to } 3.6 \text{V}$
- Hysteresis on all inputs
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{\text{CC}} = 3.3 \text{V}$, $T_{\text{A}} = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) < 2.0 V at $V_{CC} = 3.3 \text{V}$, $T_A = 25 ^{\circ}\text{C}$
- Bus Hold retains last active bus state during 3-State, eliminating the need for external pullup resistors
- Industrial operation at -40°C to +85°C
- Packages available:
 - -56-pin 240 mil wide plastic TSSOP (A)
 - -56-pin 300 mil wide plastic SSOP (V)

Product Pin Configuration

1 Toducti in Configuration	
1OEAB ☐ 1	56 10EBA
1CLKAB ☐ 2	55 🛘 1CLKBA
1SAB ☐ 3	54 🗎 1SBA
GND ☐ 4	53 GND
1A1 ☐ 5	52 🛘 1B1
1A2 ☐ 6	51 🛘 1B2
Vcc ☐ 7	50 🗎 Vcc
1A3 🛚 8	49 🛘 1B3
1A4 🗆 9	48 🗎 1B4
1A5 ☐ 10 56-Pin	47 🛘 1B5
GND 11 A,V	46 🛚 GND
1A6 🛚 12	45 🛘 1B6
1A7 🛚 13	44 🗎 1B7
1A8 🗆 14	43 🛘 1B8
2A1 ☐ 15	42 🛘 2B1
2A2 ☐ 16	41 🗎 2B2
2A3 ☐ 17	40 🛘 2B3
GND ☐ 18	39 🛘 GND
2A4 ☐ 19	38 🛘 2B4
2A5 ☐ 20	37 🛘 2B5
2A6 ☐ 21	36 🛘 2B6
Vcc ☐ 22	35 🗆 Vcc
2A7 ☐ 23	34 🛘 2B7
2A8 ☐ 24	33 🛘 2B8
GND ☐ 25	32 GND
2SAB ☐ 26	31 🛘 2SBA
2CLKAB ☐ 27	30 🛘 2CLKBA
2OEAB ☐ 28	29 🛘 2 OEBA

Product Description

Pericom Semiconductor's PI74ALVCH series of logic circuits are produced in the Company's advanced 0.5 micron CMOS technology, achieving industry leading speed.

The PI74ALVCH16652 is a 16-bit bus transceiver and register designed for low 2.3V to 3.6V Vcc operation. It consists of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The device can be used as two 8-bit transceivers or one 16bit transceiver.

Complementary Output Enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select Control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. Circuitry used for Select Control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data.

Data on the A or B bus, or both, can be stored in the internal D flipflops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the levels on the Select Control or Output Enable inputs. When SAB and SBA are in the real-time transfer mode, it also is possible to store data without using the internal D-type flip-lops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are in the highimpedance state, each set of bus lines remains at its last level configuration.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


To ensure the high-impedance state during power up or power down, OEBA should be tied to Vcc through a pull-up resistor and OEAB should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sinking current sourcing capability of the driver.

PS8135B 11/06/00

1



Logic Block Diagrams





Product Pin Description

Pin Name	Description					
OEAB	Output Enable Inputs (Active HIGH)					
OEBA	Output Enable Inputs (Active LOW)					
xCLKAB, xCLKBA	Clock Pulse Inputs					
xSAB, xSBA	Select Control Inputs					
xAx	Data Register A Inputs, Data Register B Outputs					
xBx	Data Register B Inputs, Data Register A Outputs					
GND	Ground					
Vcc	Power					


Truth Table(1)


		Inputs Data I/O*		One mation on Equation				
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 - A8	B1 - B8	Operation or Function
L	Н	H or L	H or L	X	X	Input	Input	Isolation
L	Н	↑	1	X	X	Input	Input	Store A and B data
X	Н	1	H or L	X	X	Input	Unspecified**	Store A, hold B
Н	Н	1	1	X**	X	Input	Output	Store A in both registers
L	X	H or L	1	X	X	Unspecified**	Input	Hold A, store B
L	L	1	1	X	X**	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	Н	Output	Input	Stored B data to A bus
Н	Н	X	X	L	X	Input	Output	Real-time A data to B bus
Н	Н	H or L	X	Н	X	Input	Output	Stored A data to B bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus & stored B data to A bus


Notes:


- 1. H = High Voltage Level, X = Don't Care,
 - L=Low Voltage Level, ↑=LOW-to-HIGH Transition
 - * The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.
 - ** Select control = L; clocks can occur simultaneously. Select control = H; to load both registers, clocks must be staggered.











Note:

1. Cannot transfer data to A bus and B bus simultaneously.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied40°Cto+85°C
Input Voltage Range, V_{IN} $-0.5V$ to V_{CC} $+0.5V$
Output Voltage Range, V _{OUT} 0.5V to V _{CC} +0.5V
DC Input Voltage0.5V to+5.0V
DC Output Current
Power Dissipation

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, $T_A = -40$ °C to +85°C, $V_{CC} = 3.3$ V ± 10 %)

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Тур.(2)	Max.	Units	
V _{CC}	Supply Voltage		2.3		3.6		
V _{IH} ⁽³⁾	Input HIGH Voltage	$V_{\rm CC} = 2.3 V$ to 2.7V	1.7				
VIH.	niput high voltage	$V_{\rm CC} = 2.7 V \text{ to } 3.6 V$	2.0				
V _{IL} (3)	Input I OW Voltage	$V_{CC} = 2.3 V$ to 2.7V			0.7		
VIL'	Input LOW Voltage	$V_{CC} = 2.7V \text{ to } 3.6V$			0.8		
V _{IN} (3)	Input Voltage		0		V _{CC}		
V _{OUT} ⁽³⁾	Output Voltage		0		V _{CC}		
		I_{OH} = -100 μ A, V_{CC} = Min. to Max.	V _{CC} -0.2				
		$V_{IH} = 1.7V$, $I_{OH} = -6mA$, $V_{CC} = 2.3V$	2.0				
V	Outrast HICH Vales on	$V_{IH} = 1.7V$, $I_{OH} = -12mA$, $V_{CC} = 2.3V$	1.7			V	
V _{OH}	Output HIGH Voltage	$V_{IH} = 2.0V$, $I_{OH} = -12mA$, $V_{CC} = 2.7V$	2.2				
		$V_{IH} = 2.0V$, $I_{OH} = -12mA$, $V_{CC} = 3.0V$	2.4				
		$V_{IH} = 2.0V$, $I_{OH} = -24$ mA, $V_{CC} = 3.0V$	2.0				
	Output LOW Voltage	I_{OL} = 100 μ A, V_{IL} = Min. to Max.			0.2		
		$V_{IL} = 0.7V$, $I_{OL} = 6mA$, $V_{CC} = 2.3V$			0.4		
V _{OL}		$V_{IL} = 0.7V$, $I_{OL} = 12mA$, $V_{CC} = 2.3V$			0.7		
		$V_{IL} = 0.8V$, $I_{OL} = 12mA$, $V_{CC} = 2.7V$			0.4		
		$V_{IL} = 0.8V$, $I_{OL} = 24mA$, $V_{CC} = 3.0V$			0.55		
	Output	$V_{\rm CC} = 2.3 V$			-12		
$I_{OH}^{(3)}$	HIGH Current	$V_{\rm CC} = 2.7 V$			-12		
	Curcii	$V_{CC} = 3.0V$			-24		
	Output	$V_{CC} = 2.3V$			12	mA	
I _{OL} ⁽³⁾	LOW Current	V _{CC} = 2.7V			12		
		$V_{CC} = 3.0V$			24		

5



DC Electrical Characteristics-Continued (Over the Operating Range, T_A = -40°C to +85°C, V_{CC} = 3.3V ±10%)

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units
I_{IN}	Input Current	$V_{IN} = V_{CC}$ or GND, $V_{CC} = 3.6V$			±5	
		$V_{IN} = 0.7V, V_{CC} = 2.3V$	45			
		$V_{IN} = 1.7V, V_{CC} = 2.3V$	-45			
I _{IN} (HOLD)	Input Hold Current	$V_{IN} = 0.8V, V_{CC} = 3.0V$	75			
		$V_{IN} = 2.0V, V_{CC} = 3.0V$	-75			
		$V_{IN} = 0$ to 3.6V, $V_{CC} = 3.6$ V			±500	μΑ
I_{OZ}	Output Current (3-State Outputs)	$V_{OUT} = V_{CC}$ or GND, $V_{CC} = 3.6V$			±10	
I_{CC}	Supply Current	$V_{CC} = 3.6V$, $I_{OUT} = 0\mu A$, $V_{IN} = GND$ or V_{CC}			40	
ΔI_{CC}	Supply Current per Input @ TTL HIGH	V_{CC} = 3.0V to 3.6V One Input at V_{CC} - 0.6V Other Inputs at V_{CC} or GND			750	
C _I	Control Inputs	$V_{IN} = V_{CC}$ or GND, $V_{CC} = 3.3V$		3.5		nE
C_{IO}	A or B Ports	$V_{\rm O} = V_{\rm CC}$ or GND, $V_{\rm CC} = 3.3 V$		8.5		pF

Notes:

- 1. For Max or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at $V_{CC}=3.3V$, $+25^{\circ}C$ ambient and maximum loading.
- 3. Unused Control Inputs must be held HIGH or LOW to prevent them from floating.

Timing Requirements over Operating Range

Parameters	Description		Conditions	$V_{CC} = 2.5V \pm 0.2V$		$V_{\rm CC} = 2.7 V$		$V_{\text{CC}} = 3.3 \text{V} \pm 0.3 \text{V}$		Units
				Min.	Max.	Min.	Max.	Min.	Max.	
fCLOCK	Cloc	k Frequency		0	150	0	150	0	150	MHz
t_{W}	Pulse Duration	CLKAB or CLKBA HIGH or LOW	G 50 F					2.5		
$t_{ m SU}$	Setup Time	A before CLKAB↑ or B before CLKBA↑	$C_{L} = 50 \text{pF}$ $R_{L} = 500 \Omega$					0.9		ns
t _H	Hold Time	A after CLKAB↑ or B after CLKBA↑						0.9		

Note:

1. Unused control inputs must be held HIGH or LOW to prevent them from floating.



Switching Characteristics over Operating Range⁽¹⁾

Parameters	From (INPUT) (O	То	Conditions	V _{CC} =	= 2.7V	$V_{\rm CC} = 3.3$	Units	
rarameters		(OUTPUT)	Conditions	Min.	Max.	Min. ⁽²⁾	Max.	Units
f _{MAX}				150		150		MHz
	A or B	B or A	$\begin{aligned} C_L &= 50 \mathrm{pF} \\ R_L &= 500 \Omega \end{aligned}$		5.7	1.4	5.2	
$t_{ m PD}$	CLKAB or CLKBA	A or B			7.3	2.4	6.6	
	SAB or SBA	B to A			7.4	1.9	6.7	ns
$t_{\rm EN}$	OE or OE	A or B			5.0	1.6	4.5	
t _{DIS}	OE or OE	A or B			5.3	1.2	4.8	
	Description							
$\Delta t/\Delta v^{(3)}$	Input transition Rise		0	10	0	10	ns/V	

Notes:

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.

Operating Characteristics, $T_A = 25^{\circ}C$

Parameter		Test Conditions	$V_{\rm CC} = 2.5 \mathrm{V} \pm 0.2 \mathrm{V}$	$V_{CC} = 2.5V \pm 0.2V$ $V_{CC} = 3.3V \pm 0.3V$	
		Test Conditions	Typical		Units
C _{PD} Power Dissipation	Outputs Enabled	$C_L = 50 pF$			рF
Capacitance	Outputs Disabled	f= 10 MHz			hr.