

# Mobile FM Multiplex Broadcast (DARC) Receiver IC with On-Chip VICS Decoder



#### Overview

The LC72710W and LC72710LW are data demodulator ICs for receiving FM multiplex broadcasts for mobile reception in the DARC format. This IC includes an onchip bandpass filter for extracting the DARC signal from the FM baseband signal. It also integrates a decoder circuit that performs the VICS data processing on the same chip and can implement a compact, multifunction VICS reception system. The LC72710W and LC72710LW support both parallel and CCB serial CPU interfaces, and integrate the circuits required for simultaneous reception of both VICS data and dGPS service data. Note that a contract with VICS Center is required to evaluate this sample IC and to produce end products that support VICS.

#### **Functions**


- Adjustment-free 76 kHz SCF bandpass filter
- · Built-in VICS decoder
- MSK delay detection system based on a 1T delay.
- Error correction function based on a 2T delay (in the MSK detection stage)
- Digital PLL based clock regeneration function
- Shift-register 1T and 2T delay circuits
- · Block and frame synchronization detection circuits
- Functions for setting the number of allowable BIC errors and the number of synchronization protection operations.
- Error correction using (272, 190) codes
- Built-in layer 4 CRC code checking circuit
- On-chip frame memory and memory control circuit for vertical correction

- 7.2 MHz crystal oscillator circuit
- Two power saving modes: STNBY and EC\_STOP
- Dedicated frame synchronization circuit for simultaneous reception of dGPS and VICS data
- Applications can use either a parallel CPU interface (DMA) or a CCB serial interface.
- Supply voltage: 4.5 to 5.5 V (LC72710W), 2.7 to 3.6 V (LC72710LW)

### **Package Dimensions**

unit: mm

#### 3190-SQFP64



- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.
- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

# $\label{eq:Specifications} \textbf{Absolute Maximum Ratings at Ta} = +25^{\circ}\text{C}, \ V_{SS} = 0 \ \text{V. Items in parentheses refer to the LC72710LW.}$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub>		(-0.3 to +5.5) -0.3 to +7.0	V
Input voltage	V <sub>IN</sub> (1)	A0/CL, A1/CE, A2/DI, RST, STNBY	-0.3 to +7.0	V
input voltage	V <sub>IN</sub> (2)	Pins other than V <sub>IN</sub> (1)	-0.3 to V <sub>DD</sub> + 0.3	V
Output voltage	V <sub>OUT</sub> (1)	DO	-0.3 to +7.0	V
Output voltage	V <sub>OUT</sub> (2)	Pins other than V <sub>OUT</sub> (1)	-0.3 to V <sub>DD</sub> + 0.3	V
Output current	I <sub>OUT</sub> (1)	INT, RDY, DREQ, and D0 to D15	0 to 4.0	mA
Output current	I <sub>OUT</sub> (2)	Pins other than I <sub>OUT</sub> (1)	0 to 2.0	mA
Allowable output current (total)	I <sub>TTL</sub>	Total for all the output pins	20	mA
Allowable power dissipation	Pdmax	Ta ≤ +85°C	200	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

# [LC72710W]

# Allowable Operating Ranges at $Ta = -40 \text{ to } +85^{\circ}\text{C}, V_{SS} = 0 \text{ V}$

	Parameter	Symbol	Conditions		Ratings		Unit
	Farameter	Symbol	Conditions	min	typ	max	Offic
Su	pply voltage	V <sub>DD</sub>		4.5		5.5	V
1162	nh-level input voltage	V <sub>IH</sub> 1	A0/CL, A1/CE, A2/DI, RST, STNBY	0.7 V <sub>DD</sub>		5.5	V
Πιζ	gn-ievei input voitage	V <sub>IH</sub> 2	DACK, WR, RD, CS, SP, BUSWD, A3, IOCNT1, IOCNT2	0.7 V <sub>DD</sub>		$V_{DD}$	V
1.0	u loval input valtaga	V <sub>IL</sub> 1	Pins for which V <sub>IH</sub> 1 applies	V <sub>SS</sub>		0.3 V <sub>DD</sub>	V
Low-level input voltage		V <sub>IL</sub> 2	Pins for which V <sub>IH</sub> 2 applies	V <sub>SS</sub>		0.3 V <sub>DD</sub>	V
Oscillator frequency		FOSC	This IC operates with a frequency precision of ±250 ppm		7.2		MHz
X <sub>IN</sub> input sensitivity		VXI	With a sine wave input to $X_{IN}$ , capacitor coupling, $V_{DD} = +4.5$ to $+5.5$ V	400		1500	mVrms
Inp	out amplitude	VMPX	With a 100% modulated composite signal input to MP <sub>XIN</sub> , V <sub>DD</sub> = +4.5 to +5.5 V	e signal input to 150 40		400	mVrms
	Clock low-level period	t <sub>CL</sub>	A0/CL				μs
	Clock high-level period	t <sub>CH</sub>	A0/CL	0.7			μs
	Data setup time	t <sub>SU</sub>	A0/CL, A2/DI	0.7			μs
	Data hold time	t <sub>HD</sub>	A0/CL, A2/DI	0.7			μs
Serial I/O	CE wait time	t <sub>EL</sub>	A0/CL, A1/CE	0.7			μs
Seria	CE setup time	t <sub>ES</sub>	A0/CL, A1/CE	0.7			μs
0)	CE hold time	t <sub>EH</sub>	A0/CL, A1/CE	0.7			μs
	Data latch change time	t <sub>LC</sub>	A1/CE			0.7	μs
	Data output time	t <sub>DDO</sub>	DO, A0/CL	277		555	ns
	CRC4 change time	t <sub>CRC</sub>	CRC4, A0/CL			0.7	μs

### [LC72710W]

#### Allowable Operating Ranges: Parallel Interface at $Ta = -40 \text{ to } +85^{\circ}\text{C}$ , $V_{SS} = 0 \text{ V}$

	Parameter	Cumbal	Conditions		Ratings		Unit
	Parameter	Symbol	Conditions	min	typ	max	Unit
	Address to RD setup	t <sub>SARD</sub>	A0/CL, A1/CE, A2/DI, A3, RD	20			ns
	RD to address hold	t <sub>HARD</sub>	A0/CL, A1/CE, A2/DI, A3, RD, t <sub>WRDL</sub> →250 ns	-20			ns
	RD low-level width	t <sub>WRDL</sub> 1	RD	250			ns
	RD low-level width (when RDY is used)	t <sub>WRDL</sub> 2	RD	100		250	ns
	RD cycle wait	A0/CL, A1/CE, A2/DI, A3, RD	150			ns	
	RDY width (Register read)	t <sub>WRDY</sub>	RDY	60		210	ns
	RD data hold	t <sub>RDH</sub>	RD, DATn	0			ns
	Address to WR setup	t <sub>SAWR</sub>	A0/CL, A1/CE, A2/DI, A3, WR	20			ns
	VR to address hold t <sub>HAWR</sub> A0/CL, A1/CE, A2/DI, A3, WR		20			ns	
	WR cycle wait	R cycle wait t <sub>CYWR</sub> A0/CL, A1/CE, A2/DI, A3, WR		150			ns
Parallel I/O	WR low-level width	dth t <sub>WWRL</sub> WR		200			ns
arall	WR data hold t <sub>WDH</sub> V		WR, DATn	0			ns
۵	RDY output delay	t <sub>DRDY</sub>	RD, RDY	0		30	ns
	Corrected output RD width	t 1	RD (BUSWD = L 8 bits)	300			ns
	Corrected output ND width	t <sub>WDRD</sub> 1	RD (BUSWD = H 16 bits)	540			ns
	Corrected output RD width	t	RD (BUSWD = L 8 bits)	100		300	ns
	(when RDY is used)	t <sub>WDRD</sub> 2	RD (BUSWD = H 16 bits)	300		540	ns
	RDY width (corrected output read)	t	RDY (BUSWD = L 8 bits)	60		210	ns
	Width (confected output read)	twdrdy	RDY ((BUSWD = H 16 bits)	300		490	ns
	DACK to DREQ delay	t <sub>DREQ</sub>	DREQ, DACK			260	ns
	DMA cycle wait	t <sub>CYDM</sub>	RD, DREQ			420	ns
	RD low-level width (DMA)	t <sub>WRDM</sub>	RD	300			ns

Notes: Application designs must take the RDY signal output delay into consideration if the RDY signal is used as the CPU bus wait signal.

When the RDY signal is used, the "RD low-level width" and the "Corrected output RD width" values express the basic timing (excluding the wait time) settings for the CPU bus.

If the RDY signal is not used, (that is, if no wait states are inserted) the value of the RD low-level width will be 250 ns (minimum).

# [LC72710LW] Allowable Operating Ranges at $Ta=-40~to~+85^{\circ}C,\,V_{SS}=0~V$

	Darameter	Cumbal	Conditions		Ratings		Unit
	Parameter	Symbol	Conditions	min	typ	max	Unit
Su	pply voltage	V <sub>DD</sub>		2.7		3.6	V
Liiz	ah laval innut valtaga	V <sub>IH</sub> 1	A0/CL, A1/CE, A2/DI, RST, STNBY	0.7 V <sub>DD</sub>		5.5	V
Luí	gh-level input voltage	V <sub>IH</sub> 2	DACK, WR, RD, CS, SP, BUSWD, A3, IOCNT1, IOCNT2			V <sub>DD</sub>	V
	w-level input voltage	V <sub>IL</sub> 1	Pins for which V <sub>IH</sub> 1 applies	V <sub>SS</sub>		0.3 V <sub>DD</sub>	V
LO	w-level input voltage	V <sub>IL</sub> 2	Pins for which V <sub>IH</sub> 2 applies			0.3 V <sub>DD</sub>	V
Os	cillator frequency	FOSC	This IC operates with a frequency precision of ±250 ppm		7.2		MHz
XIN	input sensitivity	VXI	With a sine wave input to $X_{IN}$ , capacitor coupling. $V_{DD}$ = +2.7 to +3.6 V	400		900	mVrms
		VMPX1	With a 100% modulated composite signal input to MP <sub>XIN</sub> . V <sub>DD</sub> = +3.3 V	120		350	mVrms
Inp	out amplitude	VMPX2	With a 100% modulated composite signal input to $MP_{XIN}$ . $V_{DD}$ = +2.7 V	120		180	mVrms
	Clock low-level period	t <sub>CL</sub>	A0/CL	0.7			μs
	Clock high-level period	t <sub>CH</sub>	A0/CL	0.7			μs
	Data setup time	t <sub>SU</sub>	A0/CL, A2/DI	0.7			μs
	Data hold time	t <sub>HD</sub>	A0/CL, A2/DI	0.7			μs
Serial I/O	CE wait time	t <sub>EL</sub>	A0/CL, A1/CE	0.7			μs
Seria	CE setup time	t <sub>ES</sub>	A0/CL, A1/CE	0.7			μs
"	CE hold time	t <sub>EH</sub>	A0/CL, A1/CE	0.7			μs
	Data latch change time	t <sub>LC</sub>	A1/CE			0.7	μs
	Data output time	t <sub>DDO</sub>	DO, A0/CL	277		555	ns
	CRC4 change time	t <sub>CRC</sub>	CRC4, A0/CL			0.7	μs

# [LC72710LW] Allowable Operating Ranges: Parallel Interface at $Ta=-40~to~+85^{\circ}C,~V_{SS}=0~V$

	Danamatan	Ohl	Condition -		Ratings		1.1
	Parameter	Symbol	Conditions	min	typ	max	Unit
	Address to RD setup	t <sub>SARD</sub>	A0/CL, A1/CE, A2/DI, A3, RD	20			ns
	RD to address hold	t <sub>HARD</sub>	A0/CL, A1/CE, A2/DI, A3, RD, t <sub>WRDL</sub> →250 ns	-20			ns
	RD low-level width	t <sub>WRDL</sub> 1	RD	280			ns
	RD low-level width (when RDY is used)	RD	100		280	ns	
	RD cycle wait	t <sub>CYRD</sub>	A0/CL, A1/CE, A2/DI, A3, RD	150			ns
	RDY width (Register read) t <sub>WRDY</sub> RDY					230	ns
	RD data hold	t <sub>RDH</sub>	RD, DATn	0			ns
	Address to WR setup	t <sub>SAWR</sub>	A0/CL, A1/CE, A2/DI, A3, WR	20			ns
	WR to address hold	ddress hold t <sub>HAWR</sub> A0/CL, A1/CE, A2/DI, A3, WR		20			ns
0	WR cycle wait	it t <sub>CYWR</sub> A0/CL, A1/CE, A2/DI, A3, WR		150			ns
Parallel I/O	WR low-level width	evel width t <sub>WWRL</sub> WR		200			ns
arall	WR data hold	t <sub>WDH</sub>	WR, DATn	0			ns
ď	RDY output delay	t <sub>DRDY</sub>	RD, RDY	0		50	ns
	Corrected output RD width	+ 1	RD (BUSWD = L 8 bits)	300			ns
	Corrected output KD width	t <sub>WDRD</sub> 1	RD (BUSWD = H 16 bits)	540			ns
	Corrected output RD width	+ 2	RD (BUSWD = L 8 bits)	100		300	ns
	(when RDY is used)	t <sub>WDRD</sub> 2	RD (BUSWD = H 16 bits)	300		540	ns
	RDY width (corrected output read)		RDY (BUSWD = L 8 bits)	60		230	ns
	RD1 widin (corrected output read)	t <sub>WDRDY</sub>	RDY ((BUSWD = H 16 bits)	300		490	ns
	DACK to DREQ delay	t <sub>DREQ</sub>	DREQ, DACK			260	ns
	DMA cycle wait	it t <sub>CYDM</sub> RD, DREQ				420	ns
	RD low-level width (DMA)	t <sub>WRDM</sub>	RD	300			ns

Notes: Application designs must take the RDY signal output delay into consideration if the RDY signal is used as the CPU bus wait signal.

When the RDY signal is used, the "RD low-level width" and the "Corrected output RD width" values express the basic timing (excluding the wait time) settings for the CPU bus.

If the RDY signal is not used, (that is, if no wait states are inserted) the value of the "RD low-level width" will be 280 ns (minimum).


# [LC72710W] Electrical Characteristics at $V_{DD}$ = +4.5 to +5.5 V, within the allowable operating ranges

Danasatas	0	O a malifelia ma		Ratings		1.1-14
Parameter	Symbol	Conditions	min	typ	max	Unit
High-level output voltage	V <sub>OH</sub> 1	Io = 2 mA, BCK, FCK, BLOCK, FLOCK, CRC4, CLK16DATA	V <sub>DD</sub> - 0.4			V
Tigit level output veltage	V <sub>OH</sub> 2	Io = 4 mA, INT, RDY, DREQ, D0 to D15	V <sub>DD</sub> - 0.4			V
	V <sub>OL</sub> 1	Io = 2 mA, Pins for which V <sub>OH</sub> 1 applies			0.4	V
Low-level output voltage	V <sub>OL</sub> 2	Io = 4 mA, Pins for which V <sub>OH</sub> 2 applies			0.4	V
	V <sub>OL</sub> 3	Io = 2 mA, DO, INT			0.4	V
High-level input current	I <sub>IH</sub> 1	V <sub>IN</sub> = 5.5 V, A0/CL, A1/CE, A2/DI, RST, STNBY			1.0	μA
	I <sub>IH</sub> 2	$V_{IN} = V_{DDD}$ , All input pins other than $I_{IH}1$			1.0	μA
Low-level input current	I <sub>IL</sub>	V <sub>IN</sub> = V <sub>SSD</sub> , All input pins			-1.0	μA
Input resistance	Rmpx	MP <sub>XIN</sub> – Vssa f = 100 kHz		50		kΩ
Reference supply voltage output	Vref	Vref, Vdda = 5 V		2.5		V
Bandpass filter center frequency	Fc	FLOUT		76.0		kHz
-3 dB bandwidth	Fbw	FLOUT		19.0		kHz
Group delay	Dgd	FLOUT	-7.5		+7.5	μs
Gain	Gain	FLOUT – MPXIN f = 76 kHz		20		dB
	ATT1	FLOUT f = 50 kHz	25			dB
Ctan hand attanuation	ATT2	FLOUT f = 100 kHz	15			dB
Stop band attenuation	ATT3	FLOUT f = 30 kHz	50			dB
	ATT4	FLOUT f = 150 kHz	50			dB
Output off leakage current	IOFF	V0 = V <sub>DDD</sub> , DO			5.0	μA
Hysteresis voltage	VHIS	A0/CL, A1/CE, A2/DI, A3, CS, RD, WR, DACK, IOCNT1, IOCNT2, RST, STNBY		0.1 V <sub>DDD</sub>		V
Internal feedback resistor	Rf	XIN, XOUT		1.0		MΩ
Current drain	I <sub>DD</sub>			18	25	mA


# [LC72710LW] Electrical Characteristics at $V_{DD}$ = +2.7 to +3.6 V, within the allowable operating ranges

Parameter Symbol Conditions  Io = 1 mA, BCK, FCK, BLOCK, FLC	min	typ		Unit
IO - 1 mA PCK FCK PLOCK FLO		цур	max	Offic
High-level output voltage  VoH1  VOH1  CRC4, CLK16DATA	OCK, V <sub>DD</sub> – 0.4			V
$V_{OH}2$ Io = 2 mA, INT, RDY, DREQ, D0 to	D15 V <sub>DD</sub> – 0.4			V
$V_{OL}1$ Io = 1 mA, Pins for which $V_{OH}1$ app	olies		0.4	V
Low-level output voltage $V_{OL}2$ Io = 2 mA, Pins for which $V_{OH}2$ app	olies		0.4	V
V <sub>OL</sub> 3 lo = 1 mA, DO, INT			0.4	V
$I_{\text{IH}} 1 \qquad V_{\text{IN}} = 5.5 \text{ V, A0/CL, A1/CE, A2/DI, STNBY}$	RST,		1.0	μA
$I_{IH}2$ $V_{IN} = V_{DDD}$ , All input pins other that	ın I <sub>IH</sub> 1		1.0	μA
Low-level input current $I_{IL}$ $V_{IN} = V_{SSD}$ , All input pins			-1.0	μA
Input resistance Rmpx MP <sub>XIN</sub> – Vssa f = 100 kHz		50		kΩ
Reference supply voltage output Vref Vref, Vdda = 3 V		1.5		V
Bandpass filter center frequency Fc FLOUT		76.0		kHz
-3 dB bandwidth Fbw FLOUT		19.0		kHz
Group delay Dgd FLOUT	-7.5		+7.5	μs
Gain Gain FLOUT – MPXIN f = 76 kHz		20		dB
ATT1 FLOUT f = 50 kHz	25			dB
ATT2 FLOUT f = 100 kHz	15			dB
Stop band attenuation  ATT3 FLOUT f = 30 kHz	50			dB
ATT4 FLOUT f = 150 kHz	50			dB
Output off leakage current IOFF V0 = V <sub>DDD</sub> , DO			1.0	μA
Hysteresis voltage  VHIS  A0/CL, A1/CE, A2/DI, A3, CS, RD, DACK, IOCNT1, IOCNT2, RST, ST		0.1 V <sub>DDD</sub>		V
Internal feedback resistor Rf XIN, XOUT		1.0		ΜΩ
Current drain I <sub>DD</sub>		12	20	mA

#### **Block Diagram**



#### **Pin Assignment**



#### **Pin Functions**

Pin No.	Pin	Function	I/O	Pin circuit
3	IOCNT1	Data bus I/O control 1 (SP = low)*1		
4	IOCNT2	Data bus I/O control 2 (SP = low)*1		
13	DACK	DMA acknowledge (SP = low)*1		
38	WR	Write control signal (SP = low)*1		
39	RD	Read control signal (SP = low)*1		
40	A0/CL			
41	A1/CE	Address input 0 (SP = low) CCB CL input (SP = high)	Input	
		1 (SP = low) CCB CE input (SP = high)		
42	A2/DI	2 (SP = low) CCB DI input (SP = high)		
43	A3	3 (SP = low)*1		
44	CS	Chip select input (SP = L)*1		
46	RST	System reset input (negative logic)		
45	STNBY	Standby mode (positive logic)		
47	SP	SP = low: parallel, SP = high: serial		
48	BUSWD	BUSWD = low: 8 bits, BUSWD = high: 16 bits		
60	TEST	The test pin must be connected to the digital system ground (V <sub>SS</sub> ).		
58	TPC1	Must be connected to the digital system power supply (V <sub>DD</sub> ) or ground		
59	TPC2	(V <sub>SS</sub> ) in normal operation.	Input	
		As above		
61	TOSEL1	As above		
62	TOSEL2	As above		
49	TIN	As above		
5	CLK16	Clock regeneration monitor		
6	DATA	Demodulated data monitor		
9	FCK	Frame start signal output		
10	BCK	Block start signal output		
7	FLOCK	Outputs a high level during frame synchronization		
8	BLOCK	Outputs a high level during block synchronization	Output	
11	CRC4	Level 4 CRC detection result output		-
33	INT	External CPU interrupt request output		
12	DREQ	DMA request signal		
16	RDY	Read ready signal		
10	KDI	Neau reauy signal		
		Data bus		
17 to 24	D0 to D7	The bus width can be set to be either 8 bits or 16 bits by the BUSWD	I/O	
		pin (pin 48).		
		For data input, only the lower 8 bits (D0 to D7) are valid.		<
		Data bus (in 16-bit mode)		
25 to 32	D8 to D15	These pins are held in the output off state when BUSWD is low.	Output	
		These pins are held in the output on state when bosyon is low.		
				'''
64	XIN	Connections for the system clock crystal oscillator circuit.	I/O	
1	XOUT	The XIN pin can also be used as an external clock signal input.	"	
53	MPXIN	Baseband (multiplex) signal input	Input	
55	FLOUT	Subcarrier output (76 kHz bandpass filter output)	Output	
			- 1	

Continued on next page.

Continued from preceding page.

Pin No.	Pin	Function	I/O	Pin circuit
56	CIN	Subcarrier input (comparator input)	Input	Vref
52	VREF	Reference voltage output (Vdda/2)	Output	Vdda
36	DO	CCB serial interface data output	Output	
37 50 57	NC	This pin must be left open		
54	$V_{DDA}$	Analog system power supply	_	
51	$V_{SSA}$	Analog system ground	_	
2, 15, 34	$V_{DDD}$	Digital system power supply (+2.7 to +5.5 V)	-	
14, 35, 63	$V_{SSD}$	Digital system ground	-	

Notes: 1. This pin must be connected to  $V_{DDD}$  or  $V_{SSD}$  if the IC is used in serial interface mode (when SP is high). 2. A capacitor of at least 2000 pF must be inserted between  $V_{DDD}$  and  $V_{SSD}$ .

#### **Control Registers**

This IC includes both registers that can be read and registers that can be written. These registers can be accessed using either the serial interface (CCB) or the parallel interface. The SP pin switches between these interfaces.

The initial values of the write registers are the data loaded into internal registers when a reset signal (RST) is received. These values are recommended values that do not need to be changed during normal operation.

If the parallel interface is used, applications must hold the address fixed at 00H when reading out data to which error correction has been applied. If the CCB interface is used, the application needs only to specify the CCB address (#FB). The address 00H is an invalid address for writing.

The addresses other than those specified below are control addresses particular to the IC. Applications must not specify those addresses.

Address	Register	Function	R/W	Address	Register	Function	R/W
1	BIC	Number of allowable BIC errors	W	1	STAT	Status register	R
2	SYNCB	Block synchronization: error protection count	W	2	BLNO	Block number register	R
3	SYNCF	Frame synchronization: error protection count	W				
4	CTL1	Control register 1	W				
5	CTL2	Control register 2	W				
6	CRC4	Layer 4 CRC register	W				

#### Number of Allowable BIC Errors

Address	Register	R/W	Initial value	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
01H	BIC	W	22H	Back protection		(LSB)		Forward	(LSB)		

The synchronization circuit in this IC operates by recognizing a 16-bit BIC code. The number of allowable errors is the number of incorrect bits allowed in those 16 bits. This data sets up separate values for forward protection mode (when synchronized) and for back protection mode (when not synchronized).

The default value is to allow 2 incorrect bits in both forward and back modes. If the block synchronization discrimination output (BLOCK) is used for discriminating whether or not FM multiplex data is present, we recommend setting the back protection mode BIC allowable error count to 1 or 0.

#### Block Synchronization: Error Protection Count

Address	Register	R/W	Initial value	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
02H	SYNCB	W	17H	Back protection		(LSB)		Forward	(LSB)		

The synchronization protection count can be set separately for both forward and back protection. The count conditions for the protection counts are as follows.

- Back protection mode (not synchronized: BLOCK = low)

  If the timing of the IC internal synchronization free-running counter matches the timing of the received BIC, the protection count is incremented by 1. Contrarily, if the timings of the IC internal counter and the received BIC do not match, the protection counter is cleared to 0. The timing of the count is the timing of the IC internal counter.
- Forward protection mode (synchronized: BLOCK = high)
  In reverse to the back protection mode, if the timing of the IC internal free-running counter does not match the detection timing of the received BIC, the protection counter is incremented, and if the timings match, the protection counter is cleared to 0.

Figure 1 shows the states of the protection counter for the cases where the forward and back protection counts are both 3. This IC defines the value of the protection counter to be 1 at the point that a match or a discrepancy occures between the IC internal timing and the timing of the received BIC. For example, when the value of the back protection count is 2, the IC internal timing and the timing of the received BIC will have matched two times consecutively.

If the protection data is set to new values, for example if the protection counts are set to 3 as assumed in figure 1, applications must send values which are 1 less than the intended value; in this case 22H. Similarly, if the value is set to 00H, the protection counts will, by definition, be set to 1 for both the forward and back directions. However, note that the resulting operation will be equivalent to there being no protection circuit. The default values are 8 for the forward protection count and 2 for the back protection count.

If the block synchronization output (BLOCK) is used for discriminating whether or not FM multiplex data is present, we recommend setting the block synchronization back protection count to a value that is more strict than the default value. (That is, we recommend replacing the default value of 2 with a value of 3 or higher.)




Figure 1 Block Synchronization Protection Operation (Forward → Back → Forward)

Frame Synchronization: Error Protection Count

Addre	ss Register	R/W	Initial value	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
03F	SYNCF	W	17H		Back protection		(LSB)		Forward	protection	(LSB)

This IC detects the BIC characteristic inflection points which occur at four places in a single frame, and increments or decrements a protection counter depending on whether or not they match the IC internal frame synchronization timing counter.

As is the case with the block synchronization error protection value, applications must set these to values one less than the desired protection count. The default values are 8 for the frame synchronization forward protection count and 2 for the back protection count.

#### Control Register 1

Address	Register	R/W	Initial value	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
04H	CTL1	W	00H	CRC4_RST	DO_MOVE	INT_MOVE	SYNC_RST	EC_STOP	VEC_HALT	*	*

<sup>\*:</sup> BIT0 and BIT1 are unused.

#### VEC\_HALT

- 0: Vertical correction and the second horizontal correction processing are performed. (default)
- 1: Vertical correction and the second horizontal correction processing are not performed.

  All IC operations related to vertical correction and the second horizontal correction are stopped by setting this flag.

  Note that in data output, only data to which the first horizontal correction has been applied will be output.

#### • EC\_STOP

- 0: All functions operate. (default)
- 1: Only the MSK detection circuit and the synchronization regeneration circuit operate.

  This flag stops all operations relating to error correction (including RAM access), data output, and other operations.

  While all IC operations are stopped in standby mode, MSK demodulation, the synchronization circuit, the serial data input circuit, and the layer 4 CRC circuit continue to operate in this mode.

#### • SYNC RST

- 0: (default)
- 1: Resets just the synchronization regeneration circuit.

Clears the synchronization status and the synchronization protection status in the synchronization circuit block, and sets the circuit to the unsynchronized state. This allows the circuit to quickly pull in to frame synchronization when the frame synchronization is incorrect for the new reception data following tuning, when the radio has been tuned to a new station. While this flag is used for synchronization related sections of the system, it does not initialize the registers that set the number of allowable BIC errors, the block synchronization forward and back protection counts, and the frame synchronization forward and back protection counts. Also note that during a synchronization block reset, the INT signal is not output and the DO pin outputs a high level (high-impedance).

This flag is not automatically reset to 0. Applications must send a 0 value after setting this flag.

#### • INT MOVE

- 0: Data is only output when error correction has completed, layer 2 CRC has completed, and the data was received with the circuit synchronized. (default)
- 1: All data is output. (Operation is identical to that of the LC72700E.)

In the default state, this IC only outputs data that has been fully error corrected and that was received in both block and frame synchronization. (This also includes the layer 2 CRC check.)

To acquire all data as provided by the LC72700, applications must set both this flag and the VEC\_OUT (BIT2) flag in control register 2 as described below.

- DO\_MOVE (Valid only when SP is high.)
  - 0: The high state (high impedance) is held at all times other than when data is being output. (default)
  - 1: Operate identically to the LC72700 when changes are linked to the INT signal, i.e. when both INT\_MOVE and VEC OUT are set to 1.
- CRC4 RST
  - 0: (default)
  - 1:Reset the layer 4 CRC detection circuit.

This flag is not automatically reset to 0. Applications must send a 0 value after setting this flag.

#### Control Register 2

Address	Register	R/W	Initial value	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
05H	CTL2	W	00H	SUBBLK	BLK_RST	DACK	DREQ	RDY	VEC_OUT	DMA_RD	DMA

- DMA (Valid only when SP is low.)
  - 0: Do not use DMA transfer for readout of post-error correction data. (default)
  - 1: Use DMA transfer for readout of post-error correction data.
- DMA RD (Valid only when SP is low.)
  - 0: Use the RD signal as the DMA transfer read control signal. (default)
  - 1: Use the DACK signal as the DMA transfer read control signal.
- VEC\_OUT
  - 0: Do not perform post-horizontal correction output when vertical correction processing is not performed. (default)
  - 1: Output all data, even when vertical correction processing is not performed. (Operation identical to that of the LC72700)

When this flag is set and a frame of data with absolutely no errors is received, data that is completely identical to the corresponding post-horizontal correction data is output with the timing of the output of post-vertical correction data, even if vertical correction is not performed.

This flag must be set to create interface specifications identical to those of the LC72700.


- RDY (Valid only when SP is low.)
  - 0: The RDY output is issued with timing 1. (default)
  - 1: The RDY output is issued with timing 2.
- DREQ (Valid only when SP is low.)
  - 0: Negative logic is used for the polarity of the DREQ signal. (default)
  - 1: Positive logic is used for the polarity of the DREQ signal.
- DACK (Valid only when SP is low.)
  - 0: Negative logic is used for the polarity of the DACK signal. (default)
  - 1: Positive logic is used for the polarity of the DACK signal.
- BLK RST
  - 0: (default)
  - 1: Resets the block synchronization circuit only.

Sets the block synchronization status to unsynchronized and clears the block synchronization protection counter. However, note that this has no effect on the frame synchronization functions. Also note that during a synchronization block reset, the INT signal is not output and the DO pin outputs a high level (high-impedance).

This flag is not automatically reset to 0. Applications must send a 0 value after setting this flag.

- SUBBLK
  - 0: Normal status. (default)
  - 1: Set to 1 when a substation (for example a dGPS station during VICS reception) is temporarily received.

The SUBBLK and BLK\_RST flags are mainly used when receiving and processing VICS data and dGPS data at the same time. (See page 29.)



#### **RDY Signal Output Timing**

#### Layer 4 CRC Register

Addr	ess	Register	R/W	Initial value	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
06	Н	CRC4	W	00H								(LSB)

This is the data group write register used for the layer 4 CRC check. It is used only when the parallel interface is used. Applications should specify the dedicated CCB address when using the serial interface.

#### Status Register

Address	Register	R/W	Initial value	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
01H	STAT	R	_	VH	BLK	FRM	ERR	PRI	HEAD	CRC4	*

<sup>\*:</sup> BIT0 is unused.

#### • VH

- 0: Indicates data for which only horizontal correction was performed.
- 1: Indicates data for which after horizontal correction, vertical and then second horizontal correction were performed as well.

#### • BLK

- 0: Indicates data that was received with block synchronization unsynchronized.
- 1: Indicates data that was received with block synchronization synchronized.

#### • FRM

- 0: Indicates data that was received with frame synchronization unsynchronized.
- 1: Indicates data that was received with frame synchronization synchronized.

#### • ERR

- 0: Indicates data for which error correction completed and no errors were detected in the level 2 CRC check.
- 1: Indicates data for which error correction was not possible or for which errors were detected in the level 2 CRC check.

#### • PRI

- 0: Indicates data that was inferred to be data block data by the frame synchronization circuit.
- 1: Indicates data that was inferred to be parity block data by the frame synchronization circuit.

#### • HEAD

0:

1: Indicates data that was inferred to be in the frame head block by the frame synchronization circuit. This flag is valid only when VH is 0.

#### • CRC4

- 0: Indicates that the layer 4 CRC detection circuit division registers were not all zeros.
- 1: Indicates that the layer 4 CRC detection circuit division registers were all zeros, i.e. that there were no errors. The result at the point immediately prior to register readout is loaded into this flag.

#### Block Number Register

Address	Register	R/W	Initial value	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
02H	BLNO	R	_	BLN7	BLN6	BLN5	BLN4	BLN3	BLN2	BLN1	BLN0

Indicates the block number or the parity block number of the output data.

A single frame consists of data blocks numbered 0 to 189 and parity blocks numbered 0 to 81. Output following vertical correction does not include parity block data.

The value of the block number register is undefined if VEC HALT (bit 2 in control register 1) is set to 1.

#### Data Update Timing for Read Registers

The data in the two read registers (the status register at address 01H and the block number register at address 02H) is updated in the 1 ms interval between 1 ms prior to the output of the interrupt control signal (INT) and a point immediately before the INT output.


In normal processing, when an interrupt occurs, the application will first determine the nature of the data packet that will be output by the current interrupt signal by reading out the status register, and determine if it is necessary to read out that data. For example, if error correction failed and the erroneous data is not required, the application should simply wait for the next interrupt.

If the CCB interface is used, the application reads out the data from CCB address #FB, and determines the status from the additional 16 bits of data. It then either reads out the following data or sets the CE signal low to cancel the readout.

Applications can also read out data asynchronously with respect to the interrupt signal. In this case, the application checks the current reception status by reading out the status register and checking bit 6 (data received in the block synchronized state) and bit 5 (data received in the frame synchronized state). In this case, using data for which bit 7 (VH) is 0 provides superior real time characteristics.


#### **CPU Interface Timing < Parallel Mode>**

• Register Read Timing




<sup>\*</sup> thard stipulates the earliest timing for A0 to A3 and CS.

# • Register Write Timing




#### • Post-Correction Data Read Timing

\*: A0 to A3: When post-correction data is read, A0 to A3 will be held fixed at 0.



#### • Post-Correction Data Read Timing (DMA)



- \*: A0 to A3: When post-correction data is read, A0 to A3 will be held fixed at 0.
- \*: DREQ and DACK: The polarity of these signals can be set.
- \*: Applications can select whether the DR or DACK signal is used for readout.

### Layer 4 CRC Detection Circuit <Parallel Interface>

This function provides data group error detection, i.e. layer 4 CRC. When the stipulated number of bytes of data group data and the CRC detection word (16 bits) are written to the layer 4 CRC register (address 6), if either the CRC4 pin outputs a high level or the CRC4 flag (bit 1 in the status register at address 1) is set to 1 then there were no errors in the data. The CRC4 pin or CRC4 flag in the status register outputs a high level if the IC internal CRC detection register bits are all in the logic 0 state.

When this function is used to perform a layer 4 CRC check, applications must initialize the IC internal CRC detection register before transferring the data for a single data group. This initialization is performed by sending data for bit 7 (CRC4\_RST) in control register 1. Note that since this initialization flag is not automatically reset to 0, after the application sets this flag it must then send another data item that resets it to 0 before sending the layer 4 CRC check data. If there were no errors in all the received data groups, the CRC register will, necessarily, be all zeros after the CRC check for a given data group. Therefore, as long as there are no errors detected in the layer 4 CRC check, the application does not need to initialize the CRC detection register again using the control register as described above. There is no upper limit on the total data length of data groups that can be transferred. Also, when the serial interface issued, the CCB transfers can be divided into multiple transfer operations. The generating polynomial G(x) for the CRC code is as follows.  $G(x) = X^{16} + X^{12} + X^5 + 1$ 

#### Structure of the Post-Correction Output Data < Parallel Interface>

The total length of the prepared output data is always 176 bits, i.e. 22 bytes. The layer 2 CRC data (14 bits) and the parity data (82 bits) are not output. The data in each packet in the post-correction data is output in order starting at the beginning in 8- or 16-bit units. BIC codes are not output.

When the CPU reads out the data, it can easily select the data by checking the status register first. The CPU can then simply ignore data determined to be unnecessary without having to read it out by simply waiting until the next interrupt arrives.

Data block (176 bits) Post-error correction data	Layer 2 CRC (14 bits)	Parity (82 bits)

Structure of a Single Data Packet (Total length: 272 bits. BIC is not included.)

\*: This data is not output.

#### CPU Interface < CCB Mode>

#### **CCB** Format

Data is input and output using the CCB (Computer Control Bus) format, which is Sanyo's audio IC serial bus format. This IC uses an 8-bit address CCB with the address shown below. The CCB address is sent while CE is low, and the CCB I/O mode is determined when CE is set high.

I/O mode	CCB address		ltem						
1/O mode	B0	B1	B2	В3	A0	A1	A2	A3	item
Input	0	1	0	1	1	1	1	1	16-bit control data input
Output	1	1	0	1	1	1	1	1	Data corresponding to the number of clock (CL) cycles is output
Input	0	0	1	1	1	1	1	1	Data input mode for the layer 4 CRC detection circuit (8-bit units)
Output	1	0	1	1	1	1	1	1	Register output only


#### Data input (Register write)

Data is stored in an IC internal register. The CCB address #FA and 16 bits of data (DI0 to DI15) are input to the DI pin. The bits are assigned as follows. Although DI12 to DI15 are unused data, arbitrary values must be provided to complete a full 16 bits of data.

See the "Control Register" section earlier in this document for details on the register contents and addresses.


Details on writing to the layer 4 CRC check register are described later in this document. (The CCB address #FC is used for this function.)

	DI0	DI1	DI2	DI3	DI4	DI5	DI6	DI7	DI8	DI9	DI10	DI11	DI12 to DI15
	BIT0	BIT1	BIT2	BIT3	BIT4	BIT5	BIT6	BIT7	BIT0	BIT1	BIT2	BIT3	Unused data
Ī	(LSB)			Input dat	a (8 bits)			(MSB)		Register	address		Unused data



#### Data Output (Post-correction data output)

The IC outputs packet data to which error correction processing has bee applied. The application inputs the CCB address #FB to DI.



\*: The DO pin is normally left open.

Since the DO pin is an n-channel open-drain output, the data change time from a low-level output to a high-level output differs due to the pull-up resistor.

#### Structure of the Post-Correction Output Data <CCB Interface>

Post-error correction data can be output by using CCB address #FB. Although there are up to 288 bits of valid data that can be output, it is possible to stop clock input (CL input) and set CE to the low level, and output the remaining data on the next interrupt with no harmful effects whatsoever.


- The maximum amount of data that can be output is 288 bits (36 bytes), and the contents of the status register (STAT) and the block number register (BLNO) are added as the first two bytes.
- The contents of the STAT and BLNO registers are output LSB first.
- The post-correction data is output in order starting with the first bit in each single block of data.
- The BIC code is not output.
- The values of the output data are not guaranteed if multiple data read operations are performed for a single interrupt signal (INT).

STAT (8 bits)	BLNO (8 bits)	Data section (176 bits) Post-error correction data	Layer 2 CRC (14 bits)	Parity (82 bits)
DO0 to DO7	DO8 to DO15	DO16 to DO191	DO192 to DO205	DO206 to DO287

#### Layer 4 CRC Check Circuit < CCB Interface>

The basic outline of this operation is the same as that described in the Layer 4 CRC Detection Circuit < Parallel Interface> section earlier in this document. The data group data used for this error detection operation is sent to the IC using the CCB interface. The value #FC is used as the CCB address.


The data group data is transferred in 8-bit units. There is no upper limit on the amount of data that can be transferred (the value N in the figure below), and the data transfer may be divided into multiple operations.



#### Register Output

The IC internal status and block number registers are special-purpose registers that can be read out by applications. (See the discussion of the read register data update timing on page 15.)

The application inputs the CCB address #FD to DI. The status register data is output first followed by the block number register data.




#### Notes on Operation during Resets and in Standby Mode

Reset Signal

The reset operation is executed when the supply voltage  $(V_{DD})$  rises above 3.4 V (2.5 V in the LC72710LW) and the RST pin input level is held at or below  $V_{IL}$  for 300 ns or longer. (See the figure below.)

When power is first applied, or when power is removed and applied again, always apply a reset before using this IC.



#### Pin States during Reset

Low level:CLK16 (5), DATA (6), FLOCK (7), BLOCK (8), FCK (9), BCK (10)

High level: INT (33), RDY (16), CRC4 (11), DREQ (12)

Open: D0 (17) to D15 (32), DO (36)

#### Reset Operating Range

The states of the output pins as the result of a reset signal are stipulated in the "Pin States during Reset" item above. The IC internal flip-flops are all reset. While the shift registers used for delay are also reset, the memory array is not influenced by this operation. However, since memory is not refreshed, data cannot be retained. The crystal oscillator circuit is not stopped.

#### Post-Reset Data Input

After a reset operation has completed, if at least one clock cycle (about 278 ns when the IC's main clock is 3.6 MHz) elapses, the register write circuit will be functional. (That is, the IC can accept data.)

#### Notes on Standby Mode

The IC is set to standby mode by applying a high level to the STNBY pin. Since all IC operations are stopped in this mode, the state is essentially equivalent to removing power from the IC. (Note that after clearing standby mode, applications must wait the oscillator stabilization time before using the IC.)

The pin output states during standby mode are the same as those states during a reset as described above. The internal VICS registers are cleared and the status flag values are not retained.

#### Output Conditions for Post-Error Correction Output (Default Mode)

- (1) For each block (272 bits) of received data, the IC applies (272, 190) code error correction and a layer 2 CRC error check. After the error correction has completed, the IC prepares to transfer the data to the CPU and outputs an interrupt signal from the INT pin. This is referred to as horizontal correction output.
- (2) Note that under the default operating conditions, this interrupt signal is not output unless the corresponding output data meets the following three conditions.
  - Error correction completed correctly and no errors were discovered in the layer 2 CRC check.
  - The data was received in both block and frame synchronization.
  - The data is packet data.
- (3) If the data could not be corrected in horizontal correction, product code correction is performed in frame units and a second horizontal correction operation is performed for this data that could not be corrected by the first horizontal correction. This sequence of operations is called vertical correction.

The output conditions for data that can be acquired after vertical correction are as follows.

- The data that could not be corrected by horizontal correction only, but that was corrected by vertical correction.
- The data is packet data.

- This means that data that was fully corrected by horizontal correction is not output. Also, packet data that could not be corrected by either horizontal correction or vertical correction is not output. Furthermore, post-vertical correction parity packet data is also not output.
- (4) Applications can clear the INT signal selection conditions described in (2) and (3) above by setting bit 5 (INT\_MOVE) in the control register.
- (5) Vertical correction is performed when all of the packet data in a frame is received in frame synchronization and furthermore when it was not possible to correct all of the packet (block) data with horizontal correction.
  - Vertical correction is not performed if one frame of data with no errors was received or the receiver was not in frame synchronization during reception.
  - To prevent incorrect correction, error correction using vertical correction is not performed for packets error correction using horizontal correction fully completed and for packets that had no errors.
- (6) Under the default settings, if vertical correction is not performed, the corresponding post-vertical correction output is not output.
  - Applications can specify the post-vertical correction data to be output regardless of whether or not vertical correction is performed by setting bit 2 (VEC\_OUT) in control register 2.
  - Note 1. In this case, if data with absolutely no errors is received, completely identical data will be output twice, once as horizontal correction output, and once as vertical correction output. This status is identical to the output status of the LC72700E.
  - Note 2. Immediately after power is applied, undefined data that is, in principle, not required by applications, will be output as post-vertical correction data.

#### **CPU Interface Basic Limitations**

To save internal memory, this IC limits its output data buffer to the smallest size possible. Since the data received by the IC is written to memory continuously without interruption, the post-correction data in the output data buffer that should be read out may be overwritten by the following data if readout of the data is delayed.

The output timing for post-correction data, both horizontal and vertical, is stipulated as follows for this IC.

- (1) When the IC completes preparation of the output data, it drops the INT pin to the low level as a transfer request.
- (2) During data output, there are periods when only horizontal data can be read out, and there are other periods when both horizontal data and vertical data can be read out in a time-division multiplexed manner.
- (3) Applications must complete the data transfer operation within 9 ms after the INT pin goes low. If only post-horizontal correction data is output, the data transfer may be performed within an 18 ms period.
  - After the stipulated period, the next data will be written to the output buffer replacing the previous data, even if the CPU is reading out the data.
- (4) The amount of data that can be read for a single transfer request (INT) for each of the horizontal and vertical data is one block only. The post-vertical correction data is output in order starting with block number 1 after vertical correction processing completes. The parity block data is not output.




Figure 2 External Interface - Basic Timing

#### Notes on Data Output Timing (Relationship with the received data)

Figure 3 shows the timing relationship between the received data and the interrupt control signal (INT). However, the delay from the actual received signal due to demodulation operations in MSK demodulation blocks is ignored.

Block synchronization is established by discriminating the BIC code. As shown in figure 3, the data for the nth packet can be output during reception of the following packet (number n+1).

Figure 4 shows the output timing for post-vertical correction data. In vertical correction, the data for a single frame is stored in memory and the correction operation is performed if frame synchronization was established and it was not possible to correct all the packet data in horizontal correction. The timing with which vertical correction is started is the start of the frame. Horizontal correction is performed for each packet while packets 1 through 28 in the nth frame are being received, and this data is passed to the CPU interface. Vertical correction is performed for the data from the previous frame (frame n-1) in the unused time periods during that processing.

The vertical correction data consists of 190 blocks that are output, and this data is output at the rate of one block for every block received, in order starting at the time the 29th packet (block) is received. Only data from the data blocks in the FM multiplex broadcast frame structure is output, and the last block (block 190) is output during reception of the 218th block.

As indicated previously (page 21) packet data that was, for example, corrected completely by horizontal correction, is not output in the vertical correction output data. (The INT signal is not issued.) However, the order in which the horizontal output is produced is not speeded up by the amount of the packet data that is not output. For example, if data packets 1 to 100 were corrected by horizontal correction, output of the post-vertical correction packet data for packet 101 will not occur at the reception position of block number 29 in figure 4, but at the reception position for packet data number 129.




Figure 3 Received Data, Block Synchronization, and Data Output Timing




Figure 4 Post-Vertical Correction Data Output Timing

#### **CPU Connection Example <Parallel Interface>**


This section presents examples of the connection of this IC to a CPU.

Note that care is required with respect to read timing, since the time required to read a register, and the time required to read a post-correction data packet (22 bytes) are different.

#### · Normal connection

When hardware waits are applied to the CPU, the wait time (RDY width) requires care.

BUSWD = low: 8 bits BUSWD = high: 16 bits



#### • DMA transfer mode

I/O read/write operations are used for the normal register read and write operations. However, programmable wait states may need to be inserted, depending on the execution speeds. DMA processing is only used for readout of post-correction data.

Applications can select whether RD or DACK is used as the DMA read control signal by setting a register.

The default is to use the RD signal.

The data bus width in DMA mode is always 8 bits.

CPU DMA mode setting example (For reference only)

SH Series: Transfer type: 2-cycle

transfer


Transfer mode: Single

transfer mode

V Series: Address mode: Dual


address mode Bus mode: Cycle stealing mode

The source side (the FM multiplex IC) address is fixed at 0.




#### • Data bus I/O control block

The data bus (D0 to D15) can be controlled with two control signals: IOCNT1 and IOCNT2. These pins must be held low if unused.



#### CPU Connection example <CCB Interface>



- \*: SCK, TX, and RX are the CPU serial interface channel. Normally, I/O port pins may be used for these lines.
- \* The resistance of the DO pin pull-up resistor must be selected according to the transfer clock speed.

#### **Control Program Compatibility**

This IC allows the majority of the control software used to be compatible with Sanyo's other FM multiplex ICs, in particular, the LC72700E, LC72705E, LC72706E, LC72708E, and LC72709E(W). However, the following aspects of the control software require modification.

• Values of the register addresses

The addresses of the allowable BIC error count, synchronization error protection count, control registers, the layer 4 CRC register, and other registers have been modified.

The CCB address for serial I/O over a CCB bus has not been changed.

· INT signal output timing

The INT signal output timing for data output is as follows. A circle ("O") indicates that INT is output, and a cross ("X") indicates that the signal is not output.

	Control	Control		Horizon	tal correction	n output	Vertical corre	ection output
Item	register 1 bit 5, INT_MOVE	register 2 bit 2, VEC_OUT	Operational overview	Correct data	Incorrect data	Parity	Correct data	NG
Default value	L	L	Operation identical to that of the LC72705/06E and LC72708/09E(W)	0	×	×	O *1	×
Combination 1	Н	Н	Operation identical to that of the LC72700E All data is output	0	0	0	○ *2	0
Combination 2	Н	L	The output data selection conditions are cleared, but there is no vertical correction output when vertical correction is not performed	0	0	0	○ *3	0
Combination 3	L	Н	The output data selection conditions are retained, but all of the vertical correction output is output	0	×	×	0	0

Notes:1. Data for which horizontal correction failed, but for which vertical correction succeeded is output.

- 2. All data is output.
- 3. If there is data for which horizontal correction failed, the post-vertical correction data for that data is output, regardless of whether or not vertical correction succeeded.

(If the IC performs vertical correction, post-vertical correction data will be output.)

#### Notes on Output Data Selection after Tuning (Reference)

When building an FM multiplex reception system, a tuning system is an absolute necessity. However, if it is unacceptable for the IC to output data from the old station after tuning to a new station, the application must perform the following processing.


- (1) At the same time as tuning a new station, the application must set bit 4 (SYNC\_RST) in control register 1 to set the synchronization circuit to the unsynchronized state.
- (2) Under the default settings, after the synchronization reset applications must acquire data according to the issued INT signal.
  - The post-vertical correction output is not provided by the IC until frame synchronization has been established for the new station after tuning and the first vertical correction operation has been performed.
- (3) If bit 2 (VEC\_OUT) in control register 2 has been enabled, applications must not use the post-vertical correction output (data for which bit 7 in the status register is high) until frame synchronization has been reestablished.


This IC performs the portion of the DARC FM multiplex processing through layer 2 error correction without requiring any special control operations. The IC itself cannot determine if the contents of the received data have changed or if a new station has been tuned. This means that applications must use the procedure described above for this IC not to output old data and only output the new data. Another point is that in IC synchronization, although it is rare for the old station and the new station to be frame synchronized, applications need to perform the processing in item 1 above to cancel frame synchronization forward protection period.

#### **Sample Data Acquisition Flowchart**

Note: The figure below is for allocation of received data at the layer 3 level.

This documentation is present as an example for reference purposes only of FM multiplex data acquisition processing by the system CPU. Its operation is not guaranteed.





#### Additional Notes

In addition to the above processing, processing required for layer 3 (data group) level processing includes "deletion of inappropriate data." Although rare, in certain cases the IC will send inappropriate packet data that does not belong to any data group currently being broadcast. The following three points are possible reasons for this occurring.

- (1) The IC frame synchronization circuit generates an incorrect synchronization state, and the IC incorrectly outputs parity packet data as normal packet data. This can occur when the back protection count is less rigorous (2 or lower), or during weak field reception.
- (2) While extremely rare, incorrect correction can occur. (This almost never happens.)
- (3) Noise entering the data transfer lines between the FMD IC and the CPU within the end product set.

Inappropriate packet data that occurs for these reasons and does not belong to any data group, will not be updated, and will remain in the program storage memory indefinitely. If the application does not include a routine that searches for and deletes inappropriate data, program storage memory will overflow at some point.

Also, applications should perform a layer 4 CRC check after data group completion and before program display.

#### Notes on Simultaneous Reception of VICS and dGPS Data

Currently, VICS service data and dGPS service data are broadcast from different stations. Since the amount of the dGPS data is small, 2 packets per frame, it is possible to receive both VICS data and dGPS data with a single tuner by controlling the tuning of the receiver during the reception of mainly VICS data. During this operation, only the results of horizontal error correction are used for dGPS data, and the VICS data that is missing due to the reception of dGPS data is decoded (recovered) by using vertical direction error correction. (Caution: If there are any bad packets other than the missing data, it may not be possible to recover the data.)

This IC includes functions that allow simultaneous acquisition of both VICS and dGPS data by controlling the tuning of a single tuner. The following section describes the procedure for data reception using this function.

• Notes on block and frame synchronization circuit operation

Normally, if the block synchronization system issues an incorrect synchronization, the count timing of the frame synchronization counter, which is based on the block synchronization, changes along with that error. If this state continues for an extended period, the frame synchronization circuit will take this new block synchronization timing to be correct, and discard the timing based on the original station A. This is the situation that occurs during normal tuning. That is, after the time for the frame synchronization forward protection count has passed, frame synchronization is lost, and then after the time for the frame synchronization protection count has passed, synchronization is established with a synchronization timing that is different from that of station A, which had been the prior situation. Also, even if there is a block synchronization error for a short period, the temporary change in the block period can cause a timing discrepancy in the frame synchronization counter, which is based on the block synchronization.




Figure 5 VICS and dGPS Data

This IC includes a compensation function to handle temporary incorrect synchronization in the block synchronization circuit. What we are referring to as temporary incorrect synchronization in the block synchronization circuit is the phenomenon shown in figure 6. Here, while the system is mainly receiving station A, the signal-to-noise ratio is degraded for some reason and the circuit synchronizes with a timing that does not actually exist. After that, the circuit resynchronizes with the block synchronization timing for the original station A due to, for example, improved reception conditions. Even if such a condition occurs, the functions included in this IC allow it to actually acquire all the data that can be acquired and furthermore, the synchronization circuit will not disrupt those conditions.

In figure 6, it is also possible to see the period timing that caused the incorrect synchronization with a timing other than that for station A to be a sub-reception station completely separate from station A, referred to here as station B. This IC is thus able, in this manner, to acquire data from both stations when the tuning is switched between station A and station B without any special control operations. In this case, it is necessary for there to be temporary block synchronization with station B, and this allows us to apply this operation to the case of data reception for VICS data (main station A) and dGPS data (sub-station B). In figure 6, the temporarily received data for station B can be acquired as post-horizontal correction output data, which is a real-time output, and the station A data can be acquired as fully decoded data in the post-vertical correction data.




Figure 6 Main Reception Station and Sub-Reception Station

#### · Control method

This section presents an example of a possible flow of control.

First, the application detects the frame phase difference between the VICS station and the dGPS station, and then sets the tuning control start timing based on that phase difference. The frame synchronization forward protection count is set to at least 3, and the block synchronization back protection count is set to 2. Since BLK\_RST, which only resets the block synchronization circuit, is used, there is no need to modify the block synchronization forward protection count. Note that these settings can be replaced by the default settings used by this IC.

When the BLK\_RST is cleared after tuning the dGPS station, the IC starts block synchronization pull in, and after the time corresponding to the block synchronization back protection count has passed, block synchronization with the dGPS station data will be established. The post-horizontal correction output data (data for which status bit 7 (VH) is 0) that is output from this point will be data received from the dGPS station.

After acquiring the stipulated number of packets of data, the application sets BLK\_RST valid again, and tunes back to the VICS station. If the dGPS station reception conditions are unluckily unfavorable, it will not be possible to establish block synchronization, or it may not be possible to acquire fully corrected packet data. However, even if such conditions occur, the receiver must tune back to the VICS station after receiving the stipulated number of packets of data. The reason is that if the receiver did not do so, it would become impossible to completely decode the data in vertical correction for the VICS station itself, which is the main station being received. Since the ability of vertical correction to correct burst errors is about 10 packets, this sequence of tuning and data acquisition operations must completed within 10 packets. If that condition is met, it will be possible to decode the VICS station data. However, this is only possible when there are no packets that cannot be corrected other than those missed during the sequence of the simultaneous reception processing.




Figure 7 shows the flow of the dGPS data reception sequence focusing on the block synchronization state. Block synchronization is immediately set to the unsynchronized state by BLK\_RST, and the IC then reacquires block synchronization with the dGPS station. Of course, if the dGPS station reception conditions are unfavorable, time will pass without acquiring block synchronization. In the example shown in this figure, the period during which VICS station data cannot be acquired with horizontal correction processing is a 6-packet period. Since the ability of vertical correction to correct burst errors is about 10 packets, this example has a margin of about 4 packets. This margin can be applied to the period for establishing block synchronization with the dGPS station. That is, the best timing for tuning from the VICS station to the dGPS station is about 4 packet positions before the position of the packet that has dGPS data.




Figure 7 VICS - dGPS Simultaneous Reception

#### Notes

- (1) If this two-station simultaneous data acquisition using tuning control is performed when the phase relationship between the VICS station and the dGPS station block periods is 180°, the following phenomenon will occur: frame synchronization will be lost and frame synchronization will be reestablished after the time corresponding to the back protection count has passed. To prevent this phenomenon from occurring, the application must detect the block phase between the two stations and, if the phase is 180°, cancel the simultaneous reception processing using tuning control.
- (2) This technique for acquiring both VICS data and dGPS data using tuning control of a single tuner is, from the standpoint of perfect acquisition of the VICS data, an imperfect technique. The VICS station data during the period the dGPS station is tuned will be handled as invalid data, or bad packet data. While the inherent error correcting capability of vertical direction error correction is 10 to 12 bits, if we subtract the number of bad VICS station packets during dGPS station reception, we see that the degree of recovery provided by vertical correction for VICS data is reduced.
- (3) When the above control technique is used, the period during which it is permissible to acquired dGPS data is only about 10 packets long. We recommend setting the synchronization system settings as follows to reliably acquire the dGPS data during that period.

The reason the allowable number of BIC errors is made stricter is to reduce the chance for incorrect BIC discrimination.

	Default setting	Recommended setting
Number of allowed BIC errors (back)	2	1
Block synchronization error protection count (back)	1	1 (The default value can be used)
Frame synchronization error protection count (forward)	7	3 or higher (The default value can be used)

(4) Applications must set bit 7 (SUB\_BLK) in control register 2 to 1 during the dGPS data reception period. If this flag is not set, vertical correction VICS data recovery will not be performed completely.

- The DARC (Data Radio Channel) FM multiplex broadcast technology was developed by NHK (Japan Broadcasting Corporation).
- DARC is a registered trademark of NHK Engineering Service (NHK-ES).
- A separate contract with NHK-ES is required in advance for the manufacture and/or sale of electronic equipment that uses DARC technology.
- The logo shown here can be displayed on electronic equipment that uses DARC technology.



- Sanyo Electric Co., Ltd. has reported to NHK-ES the number of units and purchasers of ICs that use DARC technology shipped since October 1997.
  - Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
  - SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
  - In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
  - No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
  - Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
  - Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of January, 2000. Specifications and information herein are subject to change without notice.