



ICS85222

DUAL LVCMOS / LVTTL-TO- DIFFERENTIAL LVHSTL TRANSLATOR


GENERAL DESCRIPTION

The ICS85222 is a Dual LVCMOS / LVTTL-to-Differential LVHSTL Translator. The ICS85222 has two single ended clock inputs. The single ended clock input accepts LVCMOS or LVTTL input levels and translates them to LVHSTL levels. The small outline 8-pin SOIC package makes this device ideal for applications where space, high performance and low power are important. For optimum performance, both output pairs need to be terminated, even if one output pair is unused.


FEATURES

- 2 differential LVHSTL outputs
- Selectable CLK0, CLK1 LVCMOS clock inputs
- CLK0 and CLK1 can accept the following input levels: LVCMOS or LVTTL
- Maximum output frequency: 350MHz
- Part-to-part skew: 350ps (maximum)
- Propagation delay: 1.3ns (maximum)
- V_{OH} : 1.2V (maximum)
- 3.3V and 2.5V operating supply
- 0°C to 70°C ambient operating temperature
- Industrial temperature information available upon request
- Lead-Free package fully RoHS compliant

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS85222

8-Lead SOIC

3.90mm x 4.92mm x 1.37mm body package

M Package

Top View



ICS85222

DUAL LVCMOS / LVTTL-TO- DIFFERENTIAL LVHSTL TRANSLATOR

TABLE 1. PIN DESCRIPTIONS

Number	Name	Type		Description
1, 2	Q0, nQ0	Output		Differential output pair. LVHSTL interface levels.
3, 4	Q1, nQ1	Output		Differential output pair. LVHSTL interface levels.
5	GND	Power		Power supply ground.
6	CLK1	Input	Pulldown	LVCMOS / LVTTL clock input.
7	CLK0	Input	Pulldown	LVCMOS / LVTTL clock input.
8	V _{DD}	Power		Positive supply pin.

NOTE: *Pulldown* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

NOTE: Unused output pairs must be terminated. Refer to Application Information section for a schematic layout.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ



ICS85222

DUAL LVCMOS / LVTTTL-TO- DIFFERENTIAL LVHSTL TRANSLATOR

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD}	4.6V
Inputs, V_I	-0.5V to $V_{DD} + 0.5V$
Outputs, I_O	
Continuous Current	50mA
Surge Current	100mA
Package Thermal Impedance, θ_{JA}	112.7°C/W (0 lfpm)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 3A. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DD} = 2.5V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Positive Supply Voltage		3.135	3.3	3.465	V
V_{DD}	Positive Supply Voltage		2.375	2.5	2.625	V
I_{DD}	Power Supply Current				45	mA

TABLE 3B. LVCMOS / LVTTTL DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DD} = 2.5V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage	CLK0, CLK1	2		$V_{DD} + 0.3$	V
V_{IL}	Input Low Voltage	CLK0, CLK1	-0.3		1.3	V
I_{IH}	Input High Current	CLK0, CLK1	$V_{DD} = V_{IN} = 3.465V$, $V_{DD} = V_{IN} = 2.625V$		150	μA
I_{IL}	Input Low Current	CLK0, CLK1	$V_{DD} = V_{IN} = 3.465V$, $V_{DD} = V_{IN} = 2.625V$		-5	μA

TABLE 3C. LVHSTL DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DD} = 2.5V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OH}	Output High Voltage; NOTE 1		1		1.2	V
V_{OL}	Output Low Voltage; NOTE 1	$V_{DD} = 3.3V \pm 5\%$	0		0.4	V
		$V_{DD} = 2.5V \pm 5\%$	0		0.55	V
V_{SWING}	Peak-to-Peak Output Voltage Swing	$V_{DD} = 3.3V \pm 5\%$	0.6		1.2	V
		$V_{DD} = 2.5V \pm 5\%$	0.45		1.2	V

NOTE 1: Outputs terminated with 50Ω to GND.



ICS85222

DUAL LVCMOS / LVTTL-TO- DIFFERENTIAL LVHSTL TRANSLATOR

TABLE 4A. AC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency				350	MHz
t_{PD}	Propagation Delay; NOTE 1	$f \leq 350\text{MHz}$	750	950	1150	ps
$tsk(pp)$	Part-to-Part Skew; NOTE 2, 3				350	ps
t_R	Output Rise Time	20% to 80%	150		800	ps
t_F	Output Fall Time	20% to 80%	150		800	ps
odc	Output Duty Cycle	$f \leq 150\text{MHz}$	48		52	%
		$150 < f \leq 250\text{MHz}$	47		53	%
		$250 < f \leq 350\text{MHz}$	45		55	%

NOTE 1: Measured from $V_{DD}/2$ of the input to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

TABLE 4B. AC CHARACTERISTICS, $V_{DD} = 2.5V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency				350	MHz
t_{PD}	Propagation Delay; NOTE 1	$f \leq 350\text{MHz}$	850	1075	1300	ps
$tsk(pp)$	Part-to-Part Skew; NOTE 2, 3				450	ps
t_R	Output Rise Time	20% to 80%	150		800	ps
t_F	Output Fall Time	20% to 80%	150		800	ps
odc	Output Duty Cycle	$f \leq 150\text{MHz}$	45		55	%
		$150 < f \leq 350\text{MHz}$	40		60	%

NOTE 1: Measured from $V_{DD}/2$ of the input to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.




ICS85222

DUAL LVCMOS / LVTTTL-TO- DIFFERENTIAL LVHSTL TRANSLATOR


PARAMETER MEASUREMENT INFORMATION




3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT




2.5V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT




PROPAGATION DELAY



PART-TO-PART SKEW



OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



OUTPUT RISE/FALL TIME

APPLICATION INFORMATION

SCHEMATIC EXAMPLE

Figure 1 shows a schematic example of ICS85222. In this example, the inputs are driven by 7Ω output LVCMOS drivers with series terminations. The decoupling capacitors should be physi-

cally located near the power pin. For ICS85222, the unused output need to be terminated.




FIGURE 1. ICS85222 LVHSTL BUFFER SCHEMATIC EXAMPLE



POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS85222. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS85222 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = $V_{DD_MAX} * I_{DD_MAX} = 3.465V * 45mA = 155.9mW$
- Power (outputs)_{MAX} = **78.9mW/Loaded Output pair**
If all outputs are loaded, the total power is $2 * 78.9mW = 157.8mW$

$$\text{Total Power}_{MAX} (3.465V, \text{ with all outputs switching}) = 155.9mW + 157.8mW = 313.7mW$$

2. Junction Temperature.

Junction temperature, T_j , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for T_j is as follows: $T_j = \theta_{JA} * Pd_total + T_A$

T_j = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in Section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 5 below. Therefore, T_j for an ambient temperature of 70°C with all outputs switching is:

$$70^\circ C + 0.314W * 103.3^\circ C/W = 102.4^\circ C. \text{ This is well below the limit of } 125^\circ C$$

This calculation is only an example. T_j will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).


TABLE 5. THERMAL RESISTANCE θ_{JA} FOR 8-PIN SOIC, FORCED CONVECTION

θ_{JA} by Velocity (Linear Feet per Minute)			
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W
NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.			

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVHSTL output driver circuit and termination are shown in *Figure 2*.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load.

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = (V_{OH_MAX} / R_L) * (V_{DD_MAX} - V_{OH_MAX})$$

$$Pd_L = (V_{OL_MAX} / R_L) * (V_{DD_MAX} - V_{OL_MAX})$$

$$Pd_H = (1.2V / 50\Omega) * (3.465V - 1.2V) = \mathbf{54.4mW}$$

$$Pd_L = (0.4V / 50\Omega) * (3.465V - 0.4V) = \mathbf{24.52mW}$$

$$\text{Total Power Dissipation per output pair} = Pd_H + Pd_L = \mathbf{78.9mW}$$



RELIABILITY INFORMATION

TABLE 6. θ_{JA} vs. AIR FLOW TABLE FOR 8 LEAD SOIC

θ_{JA} by Velocity (Linear Feet per Minute)			
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS85222 is: 443

PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millimeters	
	MINIMUM	MAXIMUM
N	8	
A	1.35	1.75
A1	0.10	0.25
B	0.33	0.51
C	0.19	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BASIC	
H	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-012



ICS85222

DUAL LVCMOS / LVTTL-TO-
DIFFERENTIAL LVHSTL TRANSLATOR

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
85222AM	85222AM	8 Lead SOIC	tube	0°C to 70°C
85222AMT	85222AM	8 Lead SOIC	2500 tape & reel	0°C to 70°C
85222AMLF	85222AML	8 Lead "Lead-Free" SOIC	tube	0°C to 70°C
85222AMLFT	85222AML	8 Lead "Lead-Free" SOIC	2500 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Inc. (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.



ICS85222
DUAL LVCMOS / LVTTL-TO-
DIFFERENTIAL LVHSTL TRANSLATOR

REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
B	T2 T8	1	Features section - add Lead-Free bullet.	3/31/05
		2	Pin Characteristics table - changed C_{IN} 4pF max. to 4pF typical.	
		12	Ordering Information Table - added Lead-Free part number. Updated data sheet format.	
B	T8	11	Updated datasheet's header/footer with IDT from ICS.	8/5/10
		13	Removed ICS prefix from Part/Order Number column. Added Contact Page.	



ICS85222
DUAL LVCMOS / LVTTL-TO-
DIFFERENTIAL LVHSTL TRANSLATOR

We've Got Your Timing Solution.



6024 Silver Creek Valley Road
San Jose, CA 95138

Sales
800-345-7015 (inside USA)
+408-284-8200 (outside USA)
Fax: 408-284-2775

Tech Support
netcom@idt.com

© 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners.
Printed in USA