



1M × 4 BANKS × 16 BITS SDRAM

Table of Contents-

1. GENERAL DESCRIPTION	3
2. FEATURES.....	3
3. ORDER INFORMATION.....	4
4. BALL CONFIGURATION.....	4
5. BALL DESCRIPTION	5
6. BLOCK DIAGRAM.....	6
7. FUNCTIONAL DESCRIPTION	7
7.1 Power Up and Initialization	7
7.2 Programming Mode Register Set command.....	7
7.3 Bank Activate Command	7
7.4 Read and Write Access Modes	7
7.5 Burst Read Command	8
7.6 Burst Command	8
7.7 Read Interrupted by a Read.....	8
7.8 Read Interrupted by a Write.....	8
7.9 Write Interrupted by a Write	8
7.10 Write Interrupted by a Read.....	8
7.11 Burst Stop Command.....	9
7.12 Addressing Sequence of Sequential Mode.....	9
7.13 Addressing Sequence of Interleave Mode.....	9
7.14 Auto-precharge Command.....	10
7.15 Precharge Command.....	10
7.16 Self Refresh Command.....	10
7.17 Power Down Mode.....	11
7.18 No Operation Command	11
7.19 Deselect Command	11
7.20 Clock Suspend Mode.....	11
8. OPERATION MODE.....	12
9. ELECTRICAL CHARACTERISTICS	13
9.1 Absolute Maximum Ratings	13
9.2 Recommended DC Operating Conditions	13



9.3	Capacitance	13
9.4	DC Characteristics	14
9.5	AC Characteristics and Operating Condition	15
10.	TIMING WAVEFORMS.....	18
10.1	Command Input Timing.....	18
10.2	Read Timing.....	19
10.3	Control Timing of Input/Output Data	20
10.4	Mode Register Set Cycle	21
11.	OPERATING TIMING EXAMPLE	22
11.1	Interleaved Bank Read (Burst Length = 4, CAS Latency = 3)	22
11.2	Interleaved Bank Read (Burst Length = 4, CAS Latency = 3, Auto-precharge)	23
11.3	Interleaved Bank Read (Burst Length = 8, CAS Latency = 3)	24
11.4	Interleaved Bank Read (Burst Length = 8, CAS Latency = 3, Auto-precharge)	25
11.5	Interleaved Bank Write (Burst Length = 8)	26
11.6	Interleaved Bank Write (Burst Length = 8, Auto-precharge)	27
11.7	Page Mode Read (Burst Length = 4, CAS Latency = 3).....	28
11.8	Page Mode Read/Write (Burst Length = 8, CAS Latency = 3)	29
11.9	Auto-precharge Read (Burst Length = 4, CAS Latency = 3)	30
11.10	Auto-precharge Write (Burst Length = 4).....	31
11.11	Auto Refresh Cycle	32
11.12	Self Refresh Cycle	33
11.13	Burst Read and Single Write (Burst Length = 4, CAS Latency = 3)	34
11.14	Power down Mode	35
11.15	Auto-precharge Timing (Write Cycle)	36
11.16	Auto-precharge Timing (Read Cycle)	37
11.17	Timing Chart of Read to Write Cycle	38
11.18	Timing Chart of Write to Read Cycle	38
11.19	Timing Chart of Burst Stop Cycle (Burst Stop Command)	39
11.20	Timing Chart of Burst Stop Cycle (Precharge Command).....	39
11.21	CKE/DQM Input Timing (Write Cycle)	40
11.22	CKE/DQM Input Timing (Read Cycle)	41
12.	PACKAGE SPECIFICATION.....	42
12.1	VFBGA 60 Balls (6.4x10.1 mm ² , Ball pitch:0.65mm, Ø=0.4mm).....	42
13.	REVISION HISTORY.....	43



1. GENERAL DESCRIPTION

W9864G6JB is a high-speed synchronous dynamic random access memory (SDRAM), organized as 1M words $\times$ 4 banks $\times$ 16 bits. W9864G6JB delivers a data bandwidth of up to 166M words per second. For different application, W9864G6JB is sorted into the following speed grades: -6/-6I/-6A and -7. The -6 and -6I is compliant to the 166MHz/CL3 specification (the -6I industrial grade, -6A automotive grade which is guaranteed to support -40°C ~ 85°C). The -7 parts can run up to 143MHz/CL3 and with $t_{RP} = 18nS$.

Accesses to the SDRAM are burst oriented. Consecutive memory location in one page can be accessed at a burst length of 1, 2, 4, 8 or full page when a bank and row is selected by an ACTIVE command. Column addresses are automatically generated by the SDRAM internal counter in burst operation. Random column read is also possible by providing its address at each clock cycle.

The multiple bank nature enables interleaving among internal banks to hide the precharging time. By having a programmable Mode Register, the system can change burst length, latency cycle, interleave or sequential burst to maximize its performance. W9864G6JB is ideal for main memory in high performance applications.

2. FEATURES

- 3.3V $\pm$ 0.3V for -6/-6I/-6A speed grades power supply
- 2. 7V~3.6V for -7 speed grade power supply
- Up to 166 MHz Clock Frequency
- 1,048,576 Words $\times$ 4 banks $\times$ 16 bits organization
- Self Refresh Mode
- CAS Latency: 2 and 3
- Burst Length: 1, 2, 4, 8 and full page
- Burst Read, Single Writes Mode
- Byte Data Controlled by LDQM, UDQM
- Auto-precharge and Controlled Precharge
- 4K Refresh cycles/64mS
- Interface: LVTTTL
- Packaged in VFBGA 60 balls pitch=0.65mm, using Lead free materials with RoHS compliant



3. ORDER INFORMATION

PART NUMBER	SPEED	SELF REFRESH CURRENT (MAX.)	OPERATING TEMPERATURE
W9864G6JB-6	166MHz/CL3	2 mA	0°C ~ 70°C
W9864G6JB-6I	166MHz/CL3	2 mA	-40°C ~ 85°C
W9864G6JB-6A	166MHz/CL3	2 mA	-40°C ~ 85°C
W9864G6JB-7	133MHz/CL3	2 mA	0°C ~ 70°C

4. BALL CONFIGURATION

	Top View				Bottom View			
	1	2	6	7	7	6	2	1
A	VSS	DQ15	DQ0	VDD	VDD	DQ0	DQ15	VSS
B	DQ14	VSSQ	VDDQ	DQ1	DQ1	VDDQ	VSSQ	DQ14
C	DQ13	VDDQ	VSSQ	DQ2	DQ2	VSSQ	VDDQ	DQ13
D	DQ12	DQ11	DQ4	DQ3	DQ3	DQ4	DQ11	DQ12
E	DQ10	VSSQ	VDDQ	DQ5	DQ5	VDDQ	VSSQ	DQ10
F	DQ9	VDDQ	VSSQ	DQ6	DQ6	VSSQ	VDDQ	DQ9
G	DQ8	NC	NC	DQ7	DQ7	NC	NC	DQ8
H	NC	VSS	VDD	NC	NC	VDD	VSS	NC
J	NC	UDQM	LDQM	WE#	WE#	LDQM	UDQM	NC
K	NC	CLK	RAS#	CAS#	CAS#	RAS#	CLK	NC
L	CKE	NC	NC	CS#	CS#	NC	NC	CKE
M	A11	A9	BS1	BS0	BS0	BS1	A9	A11
N	A8	A7	A0	A10	A10	A0	A7	A8
P	A6	A5	A2	A1	A1	A2	A5	A6
R	VSS	A4	A3	VDD	VDD	A3	A4	VSS




5. BALL DESCRIPTION

BALL LOCATION	BALL NAME	FUNCTION	DESCRIPTION
N6, P7, P6, R6, R2, P2, P1, N2, N1, M2, N7, M1	A0–A11	Address	Multiplexed pins for row and column address. Row address: A0–A11. Column address: A0–A7. A10 is sampled during a precharge command to determine if all banks are to be precharged or bank selected by BS0, BS1.
M7, M6	BS0, BS1	Bank Select	Select bank to activate during row address latch time, or bank to read/write during address latch time.
A6, B7, C7, D7, D6, E7, F7, G7, G1, F1, E1, D2, D1, C1, B1, A2	DQ0–DQ15	Data Input/ Output	Multiplexed pins for data output and input.
L7	$\overline{\text{CS}}$	Chip Select	Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.
K6	$\overline{\text{RAS}}$	Row Address Strobe	Command input. When sampled at the rising edge of the clock $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ define the operation to be executed.
K7	$\overline{\text{CAS}}$	Column Address Strobe	Referred to $\overline{\text{RAS}}$
J7	$\overline{\text{WE}}$	Write Enable	Referred to $\overline{\text{RAS}}$
J2, J6	UDQM, LDQM	Input/output mask	The output buffer is placed at Hi-Z (with latency of 2) when DQM is sampled high in read cycle. In write cycle, sampling DQM high will block the write operation with zero latency.
K2	CLK	Clock Inputs	System clock used to sample inputs on the rising edge of clock.
L1	CKE	Clock Enable	CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self Refresh mode is entered.
A7, H6, R7	VDD	Power	Power for input buffers and logic circuit inside DRAM.
A1, H2, R1	VSS	Ground	Ground for input buffers and logic circuit inside DRAM.
B6, C2, E6, F2	VDDQ	Power for I/O buffer	Separated power from VDD, to improve DQ noise immunity.
B2, C6, E2, F6	VSSQ	Ground for I/O buffer	Separated ground from VSS, to improve DQ noise immunity.
G2, G6, H1, H7, J1, K1, L2, L6	NC	No Connection	No connection



6. BLOCK DIAGRAM



NOTE:
The cell array configuration is 4096 * 256 * 16



7. FUNCTIONAL DESCRIPTION

7.1 Power Up and Initialization

The default power up state of the mode register is unspecified. The following power up and initialization sequence need to be followed to guarantee the device being preconditioned to each user specific needs.

During power up, all VDD and VDDQ pins must be ramp up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power up voltage must not exceed $V_{DD} + 0.3V$ on any of the input pins or VDD supplies. After power up, an initial pause of 200 μS is required followed by a precharge of all banks using the precharge command. To prevent data contention on the DQ bus during power up, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. An additional eight Auto Refresh cycles (CBR) are also required before or after programming the Mode Register to ensure proper subsequent operation.

7.2 Programming Mode Register Set command

After initial power up, the Mode Register Set Command must be issued for proper device operation. All banks must be in a precharged state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. The Mode Register Set Command is activated by the low signals of $\overline{RAS}$, $\overline{CAS}$, $\overline{CS}$ and $\overline{WE}$ at the positive edge of the clock. The address input data during this cycle defines the parameters to be set as shown in the Mode Register Operation table. A new command may be issued following the mode register set command once a delay equal to t_{RSC} has elapsed. Please refer to the next page for Mode Register Set Cycle and Operation Table.

7.3 Bank Activate Command

The Bank Activate command must be applied before any Read or Write operation can be executed. The operation is similar to RAS activate in EDO DRAM. The delay from when the Bank Activate command is applied to when the first read or write operation can begin must not be less than the RAS to CAS delay time (t_{RCD}). Once a bank has been activated it must be precharged before another Bank Activate command can be issued to the same bank. The minimum time interval between successive Bank Activate commands to the same bank is determined by the RAS cycle time of the device (t_{RC}). The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice versa) is the Bank to Bank delay time (t_{RRD}). The maximum time that each bank can be held active is specified as t_{RAS} (max.).

7.4 Read and Write Access Modes

After a bank has been activated, a read or write cycle can be followed. This is accomplished by setting $\overline{RAS}$ high and $\overline{CAS}$ low at the clock rising edge after minimum of t_{RCD} delay. $\overline{WE}$ pin voltage level defines whether the access cycle is a read operation ($\overline{WE}$ high), or a write operation ($\overline{WE}$ low). The address inputs determine the starting column address. Reading or writing to a different row within an activated bank requires the bank be precharged and a new Bank Activate command be issued. When more than one bank is activated, interleaved bank Read or Write operations are possible. By using the programmed burst length and alternating the access and precharge operations between multiple banks, seamless data access operation among many different pages can be realized. Read or Write Commands can also be issued to the same bank or between active banks on every clock cycle.



7.5 Burst Read Command

The Burst Read command is initiated by applying logic low level to $\overline{CS}$ and $\overline{CAS}$ while holding $\overline{RAS}$ and $\overline{WE}$ high at the rising edge of the clock. The address inputs determine the starting column address for the burst. The Mode Register sets type of burst (sequential or interleave) and the burst length (1, 2, 4, 8, full page) during the Mode Register Set Up cycle. Table 2 and 3 in the next page explain the address sequence of interleave mode and sequence mode.

7.6 Burst Command

The Burst Write command is initiated by applying logic low level to $\overline{CS}$, $\overline{CAS}$ and $\overline{WE}$ while holding $\overline{RAS}$ high at the rising edge of the clock. The address inputs determine the starting column address. Data for the first burst write cycle must be applied on the DQ pins on the same clock cycle that the Write Command is issued. The remaining data inputs must be supplied on each subsequent rising clock edge until the burst length is completed. Data supplied to the DQ pins after burst finishes will be ignored.

7.7 Read Interrupted by a Read

A Burst Read may be interrupted by another Read Command. When the previous burst is interrupted, the remaining addresses are overridden by the new read address with the full burst length. The data from the first Read Command continues to appear on the outputs until the CAS Latency from the interrupting Read Command is satisfied.

7.8 Read Interrupted by a Write

To interrupt a burst read with a Write Command, DQM may be needed to place the DQs (output drivers) in a high impedance state to avoid data contention on the DQ bus. If a Read Command will issue data on the first and second clocks cycles of the write operation, DQM is needed to insure the DQs are tri-stated. After that point the Write Command will have control of the DQ bus and DQM masking is no longer needed.

7.9 Write Interrupted by a Write

A burst write may be interrupted before completion of the burst by another Write Command. When the previous burst is interrupted, the remaining addresses are overridden by the new address and data will be written into the device until the programmed burst length is satisfied.

7.10 Write Interrupted by a Read

A Read Command will interrupt a burst write operation on the same clock cycle that the Read Command is activated. The DQs must be in the high impedance state at least one cycle before the new read data appears on the outputs to avoid data contention. When the Read Command is activated, any residual data from the burst write cycle will be ignored.



7.11 Burst Stop Command

A Burst Stop Command may be used to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank, if the burst length is full page. Use of the Burst Stop Command during other burst length operations is illegal. The Burst Stop Command is defined by having $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high with $\overline{\text{CS}}$ and $\overline{\text{WE}}$ low at the rising edge of the clock. The data DQs go to a high impedance state after a delay, which is equal to the CAS Latency in a burst read cycle, interrupted by Burst Stop.

7.12 Addressing Sequence of Sequential Mode

A column access is performed by increasing the address from the column address which is input to the device. The disturb address is varied by the Burst Length as shown in Table 2.

Table 2 Address Sequence of Sequential Mode

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	n	BL = 2 (disturb address is A0) No address carry from A0 to A1
Data 1	n + 1	
Data 2	n + 2	BL = 4 (disturb addresses are A0 and A1) No address carry from A1 to A2
Data 3	n + 3	
Data 4	n + 4	BL = 8 (disturb addresses are A0, A1 and A2) No address carry from A2 to A3
Data 5	n + 5	
Data 6	n + 6	
Data 7	n + 7	

7.13 Addressing Sequence of Interleave Mode

A column access is started in the input column address and is performed by inverting the address bit in the sequence shown in Table 3.

Table 3 Address Sequence of Interleave Mode

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	A8 A7 A6 A5 A4 A3 A2 A1 A0	BL = 2
Data 1	A8 A7 A6 A5 A4 A3 A2 A1 $\overline{\text{A0}}$	
Data 2	A8 A7 A6 A5 A4 A3 A2 $\overline{\text{A1}}$ A0	BL = 4
Data 3	A8 A7 A6 A5 A4 A3 A2 $\overline{\text{A1}}$ $\overline{\text{A0}}$	
Data 4	A8 A7 A6 A5 A4 A3 $\overline{\text{A2}}$ A1 A0	BL = 8
Data 5	A8 A7 A6 A5 A4 A3 $\overline{\text{A2}}$ A1 $\overline{\text{A0}}$	
Data 6	A8 A7 A6 A5 A4 A3 $\overline{\text{A2}}$ $\overline{\text{A1}}$ A0	
Data 7	A8 A7 A6 A5 A4 A3 $\overline{\text{A2}}$ $\overline{\text{A1}}$ $\overline{\text{A0}}$	



7.14 Auto-precharge Command

If A10 is set to high when the Read or Write Command is issued, then the auto-precharge function is entered. During auto-precharge, a Read Command will execute as normal with the exception that the active bank will begin to precharge automatically before all burst read cycles have been completed. Regardless of burst length, it will begin a certain number of clocks prior to the end of the scheduled burst cycle. The number of clocks is determined by CAS Latency.

A Read or Write Command with auto-precharge cannot be interrupted before the entire burst operation is completed for the same bank. Therefore, use of a Read, Write, or Precharge Command is prohibited during a read or write cycle with auto-precharge. Once the precharge operation has started, the bank cannot be reactivated until the Precharge time (t_{RP}) has been satisfied. Issue of Auto-Precharge command is illegal if the burst is set to full page length. If A10 is high when a Write Command is issued, the Write with Auto-Precharge function is initiated. The SDRAM automatically enters the precharge operation two clocks delay from the last burst write cycle. This delay is referred to as write t_{WR} . The bank undergoing auto-precharge cannot be reactivated until t_{WR} and t_{RP} are satisfied. This is referred to as t_{DAL} , Data-in to Active delay ($t_{DAL} = t_{WR} + t_{RP}$). When using the Auto-precharge Command, the interval between the Bank Activate Command and the beginning of the internal precharge operation must satisfy $t_{RAS}(\min)$.

7.15 Precharge Command

The Precharge Command is used to precharge or close a bank that has been activated. The Precharge Command is entered when $\overline{CS}$, $\overline{RAS}$ and $\overline{WE}$ are low and $\overline{CAS}$ is high at the rising edge of the clock. The Precharge Command can be used to precharge each bank separately or all banks simultaneously. Three address bits, A10, BS0, and BS1 are used to define which bank(s) is to be precharged when the command is issued. After the Precharge Command is issued, the precharged bank must be reactivated before a new read or write access can be executed. The delay between the Precharge Command and the Activate Command must be greater than or equal to the Precharge time (t_{RP}).

7.16 Self Refresh Command

The Self Refresh Command is defined by having $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$ and CKE held low with $\overline{WE}$ high at the rising edge of the clock. All banks must be idle prior to issuing the Self Refresh Command. Once the command is registered, CKE must be held low to keep the device in Self Refresh mode. When the SDRAM has entered Self Refresh mode all of the external control signals, except CKE, are disabled. The clock is internally disabled during Self Refresh Operation to save power. The device will exit Self Refresh operation after CKE is returned high. Any subsequent commands can be issued after t_{XSR} from the end of Self Refresh Command.

If, during normal operation, AUTO REFRESH cycles are issued in bursts (as opposed to being evenly distributed), a burst of 4,096 AUTO REFRESH cycles should be completed just prior to entering and just after exiting the self refresh mode.



7.17 Power Down Mode

The Power Down mode is initiated by holding CKE low. All of the receiver circuits except CKE are gated off to reduce the power. The Power Down mode does not perform any refresh operations, therefore the device can not remain in Power Down mode longer than the Refresh period (t_{REF}) of the device.

The Power Down mode is exited by bringing CKE high. When CKE goes high, a No Operation Command is required on the next rising clock edge, depending on t_{CK} . The input buffers need to be enabled with CKE held high for a period equal to t_{CKS} (min.) + t_{CK} (min.).

7.18 No Operation Command

The No Operation Command should be used in cases when the SDRAM is in a idle or a wait state to prevent the SDRAM from registering any unwanted commands between operations. A No Operation Command is registered when $\overline{CS}$ is low with $\overline{RAS}$, $\overline{CAS}$, and $\overline{WE}$ held high at the rising edge of the clock. A No Operation Command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

7.19 Deselect Command

The Deselect Command performs the same function as a No Operation Command. Deselect Command occurs when $\overline{CS}$ is brought high, the $\overline{RAS}$, $\overline{CAS}$, and $\overline{WE}$ signals become don't Care.

7.20 Clock Suspend Mode

During normal access mode, CKE must be held high enabling the clock. When CKE is registered low while at least one of the banks is active, Clock Suspend Mode is entered. The Clock Suspend mode deactivates the internal clock and suspends any clocked operation that was currently being executed. There is a one clock delay between the registration of CKE low and the time at which the SDRAM operation suspends. While in Clock Suspend mode, the SDRAM ignores any new commands that are issued. The Clock Suspend mode is exited by bringing CKE high. There is a one clock cycle delay from when CKE returns high to when Clock Suspend mode is exited.



8. OPERATION MODE

Fully synchronous operations are performed to latch the commands at the positive edges of CLK. Table 1 shows the truth table for the operation commands.

Table 1 Truth Table (Note (1), (2))

COMMAND	DEVICE STATE	CKEn-1	CKEn	DQM	BS0, 1	A10	A0-A9, A11	$\overline{\text{CS}}$	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$
Bank Active	Idle	H	x	x	v	v	V	L	L	H	H
Bank Precharge	Any	H	x	x	v	L	x	L	L	H	L
Precharge All	Any	H	x	x	x	H	x	L	L	H	L
Write	Active ⁽³⁾	H	x	x	v	L	v	L	H	L	L
Write with Auto-precharge	Active ⁽³⁾	H	x	x	v	H	v	L	H	L	L
Read	Active ⁽³⁾	H	x	x	v	L	v	L	H	L	H
Read with Auto-precharge	Active ⁽³⁾	H	x	x	v	H	v	L	H	L	H
Mode Register Set	Idle	H	x	x	v	v	v	L	L	L	L
No-Operation	Any	H	x	x	x	x	x	L	H	H	H
Burst Stop	Active ⁽⁴⁾	H	x	x	x	x	x	L	H	H	L
Device Deselect	Any	H	x	x	x	x	x	H	x	x	x
Auto-Refresh	Idle	H	H	x	x	x	x	L	L	L	H
Self-Refresh Entry	Idle	H	L	x	x	x	x	L	L	L	H
Self Refresh Exit	idle	L	H	x	x	x	x	H	x	x	x
	(S.R)	L	H	x	x	x	x	L	H	H	x
Clock suspend Mode Entry	Active	H	L	x	x	x	x	x	x	x	x
Power Down Mode Entry	Idle	H	L	x	x	x	x	H	x	x	X
	Active ⁽⁵⁾	H	L	x	x	x	x	L	H	H	H
Clock Suspend Mode Exit	Active	L	H	x	x	x	x	x	x	x	X
Power Down Mode Exit	Any	L	H	x	x	x	x	H	x	x	X
	(Power Down)	L	H	x	x	x	x	L	H	H	H
Data write/Output Enable	Active	H	x	L	x	x	x	x	x	x	x
Data write/Output Disable	Active	H	x	H	x	x	x	x	x	x	x

Notes:

- (1) v = valid, x = Don't care, L = Low Level, H = High Level
- (2) CKEn signal is input level when commands are provided.
- (3) These are state of bank designated by BS0, BS1 signals.
- (4) Device state is full page burst operation.
- (5) Power Down Mode can not be entered in the burst cycle.
When this command asserts in the burst cycle, device state is clock suspend mode.



9. ELECTRICAL CHARACTERISTICS

9.1 Absolute Maximum Ratings

PARAMETER	SYMBOL	RATING	UNIT	NOTES
Input, Output Voltage	V _{IN} , V _{OUT}	-0.5 ~ V _{DD} + 0.5 (≤ 4.6V max.)	V	1
Power Supply Voltage	V _{DD} , V _{DDQ}	-0.5 ~ 4.6	V	1
Operating Temperature (-6/-7)	TOPR	0 ~ 70	°C	1
Operating Temperature (-6I/-6A)	TOPR	-40 ~ 85	°C	1
Storage Temperature	TSTG	-55 ~ 150	°C	1
Soldering Temperature (10s)	TSOLDER	260	°C	1
Power Dissipation	PD	1	W	1
Short Circuit Output Current	I _{OUT}	50	mA	1

Note:

- Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

9.2 Recommended DC Operating Conditions

(T_A = 0 to 70°C for -6/-7, T_A = -40 to 85°C for -6I/-6A)

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNIT	NOTES
Power Supply Voltage for -6/-6I/-6A	V _{DD}	3.0	3.3	3.6	V	2
Power Supply Voltage for -7	V _{DD}	2.7	-	3.6	V	2
Power Supply Voltage for -6/-6I (for I/O Buffer)	V _{DDQ}	3.0	3.3	3.6	V	2
Power Supply Voltage for -7 (for I/O Buffer)	V _{DDQ}	2.7	-	3.6	V	2
Input High Voltage	V _{IH}	2.0	-	V _{CC} + 0.3	V	2
Input Low Voltage	V _{IL}	-0.3	-	0.8	V	2

Note: V_{IH}(max) = V_{DD}/ V_{DDQ}+1.5V for pulse width ≤ 5 nS

V_{IL}(min) = V_{SS}/ V_{SSQ}-1.5V for pulse width ≤ 5 nS

9.3 Capacitance

(V_{DD} = 3.3V±0.3V for -6/-6I/-6A, V_{DD} = 2.7V-3.6V for -7, T_A = 25°C, f = 1 MHz)

PARAMETER	SYM.	MIN.	MAX.	UNIT
Input Capacitance (A0 to A11, BS0, BS1, $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, CKE)	C _{i1}	2.5	4	pf
Input Capacitance (CLK)	CCLK	2.5	4	pf
Input/Output Capacitance (DQ0–DQ15)	C _o	4	6.5	pf
Input Capacitance DQM	C _{i2}	3.0	5.5	pf

Note: These parameters are periodically sampled and not 100% tested



9.4 DC Characteristics

(V_{DD} = 3.3V±0.3V for -6, V_{DD} = 2.7V-3.6V for -7 on T_A = 0 to 70°C, V_{DD} = 3.3V±0.3V for -6I/-6A on T_A = -40 to 85°C)

PARAMETER		SYM.	MAX.		UNIT	NOTES
			-6I/-6A	-7		
Operating Current t _{CK} = min., t _{RC} = min. Active precharge command cycling without burst operation	1 Bank Operation	I _{DD1}	50	45	mA	3
Standby Current t _{CK} = min., $\overline{\text{CS}}$ = V _{IH} V _{IH/L} = V _{IH} (min.) / V _{IL} (max.) Bank: inactive state	CKE = V _{IH}	I _{DD2}	25	20		3
	CKE = V _{IL} (Power Down mode)	I _{DD2P}	2	2		3
Standby Current CLK = V _{IL} , $\overline{\text{CS}}$ = V _{IH} V _{IH/L} = V _{IH} (min.) / V _{IL} (max.) Bank: inactive state	CKE = V _{IH}	I _{DD2S}	12	12		
	CKE = V _{IL} (Power Down mode)	I _{DD2PS}	2	2		
No Operating Current t _{CK} = min., $\overline{\text{CS}}$ = V _{IH} (min.) Bank: active state (2 Banks)	CKE = V _{IH}	I _{DD3}	35	30		
	CKE = V _{IL} (Power Down mode)	I _{DD3P}	12	12		
Burst Operating Current (t _{CK} = min.) Read/ Write command cycling		I _{DD4}	75	70		3, 4
Auto Refresh Current (t _{CK} = min.) Auto refresh command cycling		I _{DD5}	60	55		3
Self Refresh Current Self refresh mode (CKE = 0.2V)		I _{DD6}	2	2		

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTES
Input Leakage Current (0V ≤ V _{IN} ≤ V _{DD} , all other pins not under test = 0V)	I _{I(L)}	-5	5	μA	
Output Leakage Current (Output disable, 0V ≤ V _{OUT} ≤ V _{DDQ})	I _{O(L)}	-5	5	μA	
LVTTL Output "H" Level Voltage (I _{OUT} = -2 mA)	V _{OH}	2.4	-	V	
LVTTL Output "L" Level Voltage (I _{OUT} = 2 mA)	V _{OL}	-	0.4	V	



9.5 AC Characteristics and Operating Condition

(V_{DD} = 3.3V±0.3V for -6, V_{DD} = 2.7V-3.6V for -7 on T_A = 0 to 70°C, V_{DD} = 3.3V±0.3V for -6I/-6A on T_A = -40 to 85°C)


(Notes: 5, 6)

PARAMETER	SYM.	-6I/-6A		-7		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
Ref/Active to Ref/Active Command Period	t _{RC}	60		65		nS	
Active to Precharge Command Period	t _{RAS}	42	100000	45	100000		
Active to Read/Write Command Delay Time	t _{RCD}	15		20			
Read/Write(a) to Read/Write(b) Command Period	t _{CCD}	1		1		t _{CK}	
Precharge to Active(b) Command Period	t _{RP}	15		18		nS	
Active(a) to Active(b) Command Period	t _{RRD}	12		14			
Write Recovery Time	CL* = 2	t _{WR}	2	2		t _{CK}	
	CL* = 3		2	2			
CLK Cycle Time	CL* = 2	t _{CK}	7.5	1000	10	1000	
	CL* = 3		6	1000	7	1000	
CLK High Level Width	t _{CH}	2		2		nS	9
CLK Low Level Width	t _{CL}	2		2			9
Access Time from CLK	CL* = 2	t _{AC}		6		6	10
	CL* = 3			5		5.5	10
Output Data Hold Time	t _{OH}	3		3			10
Output Data High Impedance Time	t _{HZ}	2	6	2	7		7
Output Data Low Impedance Time	t _{LZ}	0		0			10
Power Down Mode Entry Time	t _{SB}	0	6	0	7		
Transition Time of CLK (Rise and Fall)	t _T		1		1		
Data-in-Set-up Time	t _{DS}	1.5		1.5			9
Data-in Hold Time	t _{DH}	1		1			9
Address Set-up Time	t _{AS}	1.5		1.5			9
Address Hold Time	t _{AH}	1		1			9
CKE Set-up Time	t _{CKS}	1.5		1.5			9
CKE Hold Time	t _{CKH}	1		1			9
Command Set-up Time	t _{CMS}	1.5		1.5			9
Command Hold Time	t _{CMH}	1		1			9
Refresh Time	t _{REF}		64		64	mS	
Mode Register Set Cycle Time	t _{RSC}	2		2		t _{CK}	
Exit self refresh to ACTIVE command	t _{XSR}	72		75		nS	

*CL = CAS Latency

**Notes:**

1. Operation exceeds "Absolute Maximum Ratings" may cause permanent damage to the devices.
2. All voltages are referenced to Vss
 - 2.7V~3.6V power supply for -7 speed grade.
3. These parameters depend on the cycle rate and listed values are measured at a cycle rate with the minimum values of tCK and tRC.
4. These parameters depend on the output loading conditions. Specified values are obtained with output open.
5. Power up sequence please refer to "Functional Description" section described before.
6. AC Test Load diagram.



7. tHZ defines the time at which the outputs achieve the open circuit condition and is not referenced to output level.



8. These parameters account for the number of clock cycles and depend on the operating frequency of the clock, as follows the number of clock cycles = specified value of timing/ clock period (count fractions as whole number)

(1) t_{CH} is the pulse width of CLK measured from the positive edge to the negative edge referenced to V_{IH} (min.).

t_{CL} is the pulse width of CLK measured from the negative edge to the positive edge referenced to V_{IL} (max.).

(2) A.C Latency Characteristics

CKE to clock disable (CKE Latency)		1	t_{CK}
DQM to output to HI-Z (Read DQM Latency)		2	
DQM to output to HI-Z (Write DQM Latency)		0	
Write command to input data (Write Data Latency)		0	
$\overline{CS}$ to Command input ($\overline{CS}$ Latency)		0	
Precharge to DQ Hi-Z Lead time	CL = 2	2	
	CL = 3	3	
Precharge to Last Valid data out	CL = 2	1	
	CL = 3	2	
Burst Stop Command to DQ Hi-Z Lead time	CL = 2	2	
	CL = 3	3	
Burst Stop Command to Last Valid Data out	CL = 2	1	
	CL = 3	2	
Read with Auto-precharge Command to Active/Ref Command	CL = 2	$BL + t_{RP}$	$t_{CK} + nS$
	CL = 3	$BL + t_{RP}$	
Write with Auto-precharge Command to Active/Ref Command	CL = 2	$(BL+1) + t_{RP}$	
	CL = 3	$(BL+1) + t_{RP}$	

9. Assumed input rise and fall time (t_T) = 1nS.

If t_r & t_f is longer than 1nS, transient time compensation should be considered,


i.e., $[(t_r + t_f)/2 - 1]nS$ should be added to the parameter

10. If clock rising time (t_T) is longer than 1nS, $(t_T/2 - 0.5)nS$ should be added to the parameter.




10. TIMING WAVEFORMS

10.1 Command Input Timing





10.2 Read Timing







10.3 Control Timing of Input/Output Data

Control Timing of Input Data

(Word Mask)




(Clock Mask)




Control Timing of Output Data

(Output Enable)




(Clock Mask)





10.4 Mode Register Set Cycle




A0	Burst Length		←	Command			Burst Length	
A1				A2	A1	A0	Sequential	Interleave
A2				0	0	0	1	1
A3	Addressing Mode		←	0	0	1	2	2
A4	CAS Latency			0	1	0	4	4
A5			0	1	1	8	8	
A6			1	0	0	Reserved	Reserved	
A7			1	0	1			
A8	"0"	(Test Mode)	←	1	1	0	Full Page	
A9	Write Mode			1	1	1		
A10	"0"	Reserved	←	Addressing Mode			Addressing Mode	
A11	"0"			0			Sequential	
BS0	"0"			1			Interleave	
BS1	"0"							
				CAS Latency			CAS Latency	
				A6	A5	A4	Reserved	
				0	0	0	Reserved	
				0	0	1	Reserved	
				0	1	0	2	
				0	1	1	3	
				1	0	0	Reserved	
				A9			Single Write Mode	
				0			Burst read and Burst write	
				1			Burst read and single write	

* "Reserved" should stay "0" during MRS cycle.




11. OPERATING TIMING EXAMPLE

11.1 Interleaved Bank Read (Burst Length = 4, CAS Latency = 3)






11.2 Interleaved Bank Read (Burst Length = 4, CAS Latency = 3, Auto-precharge)





11.3 Interleaved Bank Read (Burst Length = 8, CAS Latency = 3)



The diagram shows the timing of various signals over 24 clock cycles. The signals and their states are as follows:

- CLK:** Clock signal, cycles 0 to 23.
- CS:** Chip Select, active low, pulse from cycle 0 to 15.
- RAS:** Row Address Strobe, active low, pulses at cycles 0-1, 4-5, 8-9, 12-13, 16-17, 20-21.
- CAS:** Column Address Strobe, active low, pulses at cycles 0-1, 4-5, 8-9, 12-13, 16-17, 20-21.
- WE:** Write Enable, active low, pulses at cycles 0-1, 4-5, 8-9, 12-13, 16-17, 20-21.
- BS0:** Bank Strobe 0, active low, pulses at cycles 0-1, 4-5, 8-9, 12-13, 16-17, 20-21.
- BS1:** Bank Strobe 1, active low, pulses at cycles 0-1, 4-5, 8-9, 12-13, 16-17, 20-21.
- A10:** Address 10, active low, pulses at cycles 0-1, 4-5, 8-9, 12-13, 16-17, 20-21.
- A0-A9, A11:** Address 0-9 and 11, active low, pulses at cycles 0-1, 4-5, 8-9, 12-13, 16-17, 20-21.
- DQM:** Data Mask, active low, pulse at cycle 14.
- CKE:** Clock Enable, active low, pulse at cycle 20.
- DQ:** Data bus, showing data bytes ax0-ax7, by0-by7, and CZ0.

The diagram also shows the sequence of operations for each bank:

- Bank #0:** Active (cycles 0-1), Read (cycles 4-5), Active (cycles 8-9), AP* (cycles 12-13), Active (cycles 16-17), Read (cycles 20-21), AP* (cycles 22-23).
- Bank #1:** Active (cycles 0-1), Read (cycles 4-5), Active (cycles 8-9), AP* (cycles 12-13), Active (cycles 16-17), Read (cycles 20-21), AP* (cycles 22-23).
- Bank #2:** Idle (cycles 0-23).
- Bank #3:** Idle (cycles 0-23).

Key timing parameters are indicated:

- trc:** Row to Column Delay (RAS to CAS).
- trAS:** Row Address Strobe to Array Delay.
- trP:** Row Precharge Delay.
- trCD:** Row to Column Delay (CAS to DQ).
- trRD:** Row to Row Delay.
- tAC:** Array to Column Delay.
- tRRD:** Row to Row Delay (internal).

* AP is the internal precharge start timing

The diagram shows the timing of various signals over 24 clock cycles (CLK 0 to 23). The signals and their states are as follows:

- CLK:** A periodic clock signal.
- CS:** Chip Select, active low. It is asserted for Bank #0 (cycles 0-7), Bank #1 (cycles 8-15), Bank #2 (cycles 16-23), and Bank #3 (cycles 24-31).
- RAS:** Row Address Strobe, active low. It is asserted for Bank #0 (cycles 0-7), Bank #1 (cycles 8-15), Bank #2 (cycles 16-23), and Bank #3 (cycles 24-31).
- CAS:** Column Address Strobe, active low. It is asserted for Bank #0 (cycles 0-7), Bank #1 (cycles 8-15), Bank #2 (cycles 16-23), and Bank #3 (cycles 24-31).
- WE:** Write Enable, active low. It is asserted for Bank #0 (cycles 0-7), Bank #1 (cycles 8-15), Bank #2 (cycles 16-23), and Bank #3 (cycles 24-31).
- BS0, BS1:** Bank Select signals. BS0 is active low, and BS1 is active high. They are asserted for Bank #0 (cycles 0-7), Bank #1 (cycles 8-15), Bank #2 (cycles 16-23), and Bank #3 (cycles 24-31).
- A10:** Address bit 10. It is active low. It is asserted for Bank #0 (cycles 0-7), Bank #1 (cycles 8-15), Bank #2 (cycles 16-23), and Bank #3 (cycles 24-31).
- A0-A9, A11:** Address bits 0-9 and 11. They are active low. They are asserted for Bank #0 (cycles 0-7), Bank #1 (cycles 8-15), Bank #2 (cycles 16-23), and Bank #3 (cycles 24-31).
- DQM:** Data Mask, active low. It is asserted for Bank #0 (cycles 0-7), Bank #1 (cycles 8-15), Bank #2 (cycles 16-23), and Bank #3 (cycles 24-31).
- CKE:** Clock Enable, active low. It is asserted for Bank #0 (cycles 0-7), Bank #1 (cycles 8-15), Bank #2 (cycles 16-23), and Bank #3 (cycles 24-31).
- DQ:** Data bus. It is active low. It is asserted for Bank #0 (cycles 0-7), Bank #1 (cycles 8-15), Bank #2 (cycles 16-23), and Bank #3 (cycles 24-31).

The diagram also shows the sequence of operations for each bank:


- Bank #0:** Active (cycles 0-7), Write (cycles 8-15), Precharge (cycles 16-23), Active (cycles 24-31), Write (cycles 32-39), Precharge (cycles 40-47).
- Bank #1:** Active (cycles 0-7), Write (cycles 8-15), Precharge (cycles 16-23), Active (cycles 24-31), Write (cycles 32-39), Precharge (cycles 40-47).
- Bank #2:** Idle (cycles 0-7), Active (cycles 8-15), Write (cycles 16-23), Precharge (cycles 24-31), Active (cycles 32-39), Write (cycles 40-47), Precharge (cycles 48-55).
- Bank #3:** Idle (cycles 0-7), Active (cycles 8-15), Write (cycles 16-23), Precharge (cycles 24-31), Active (cycles 32-39), Write (cycles 40-47), Precharge (cycles 48-55).

Key timing parameters are indicated by arrows:

- tRRD:** Row to Row Delay, from the start of one row access to the start of the next row access.
- tRC:** Row Cycle Time, from the start of a row access to the start of the next row access.
- tRAS:** Row Access Time, from the start of a row access to the start of the next row access.
- tRP:** Row Precharge Time, from the end of a row access to the start of the next row access.
- tRCD:** Row to Column Delay, from the start of a row access to the start of the next column access.




11.6 Interleaved Bank Write (Burst Length = 8, Auto-precharge)






11.7 Page Mode Read (Burst Length = 4, CAS Latency = 3)






11.8 Page Mode Read/Write (Burst Length = 8, CAS Latency = 3)






11.9 Auto-precharge Read (Burst Length = 4, CAS Latency = 3)






11.10 Auto-precharge Write (Burst Length = 4)






11.11 Auto Refresh Cycle






11.12 Self Refresh Cycle






11.13 Bust Read and Single Write (Burst Length = 4, CAS Latency = 3)






11.14 Power down Mode






11.15 Auto-precharge Timing (Write Cycle)






11.16 Auto-precharge Timing (Read Cycle)






11.17 Timing Chart of Read to Write Cycle




11.18 Timing Chart of Write to Read Cycle






11.19 Timing Chart of Burst Stop Cycle (Burst Stop Command)




11.20 Timing Chart of Burst Stop Cycle (Precharge Command)








11.21 CKE/DQM Input Timing (Write Cycle)






11.22 CKE/DQM Input Timing (Read Cycle)





12. PACKAGE SPECIFICATION

12.1 VFBGA 60 Balls (6.4x10.1 mm², Ball pitch:0.65mm, $\emptyset$ =0.4mm)



**13. REVISION HISTORY**

VERSION	DATE	PAGE	DESCRIPTION
A01	Jun. 25, 2010	All	Initial formally data sheet
	Mar. 22,2017	43	Remove "important notice"

*Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.*