
- Combines Decoder and 3-Bit Address Latch
- Incorporates 2 Output Enables to Simplify Cascading
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil
- Dependable Texas Instruments Quality and Reliability

description


The 'HC137 is a three-line to eight-line decoder/demultiplexer with latches on the three address inputs. When the latch-enable input (GL) is low, the 'HC137 acts as a decoder/ demultiplexer. When GL goes from low to high, the address present at the select inputs (A, B, and C) is stored in the latches. Further address changes are ignored as long as GL remains high. The output enable controls, G1 and G2, control the outputs independently of the select or latchenable inputs. All of the outputs are forced high if G1 is low or G2 is high. The 'HC137 is ideally suited for implementing glitch-free decoders in strobed (stored-address) applications in busoriented systems.

The SN54HC137 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC137 is characterized for operation from -40°C to 85 °C.

SN54HC137 . . . J PACKAGE SN74HC137 . . . DT OR N PACKAGE (TOP VIEW)




SN54HC137 . . . FK PACKAGE (TOP VIEW)




NC-No internal connection

†Contact the factory for D availability

logic symbols[‡] (alternatives)





[‡]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D. J. and N packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Toxas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1989, Texas Instruments Incorporated

2-167


POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

HCMOS Devices

FUNCTION TABLE

		INP	UTS										
	NABI	LE	SELECT			OUTPUTS							
GL	G1	Ğ2	C	В	Α	Y0	Y1	Y2	Υ3	Y4	Y5	Y6	Y 7
X	X	H	х	Х	Х	Н	Н	н	Н	Н	Н	Н	Н
X	L	Х	Х	х	Х	Ħ	Н	н	н	Н	Н	Н	н
L	Н	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
L	Н	L	L	L	Н	н	L	Н	н	Н	н	Н	н
L	н	L	L	н	L	н	н	L	Н	н	н	Н	Н
L	н	L	L	н	н	н	н	н	L	н	Н	Н	Н
L	Н	L	н	L	L	Н	н	H	Н	L	Н	н	Н
L	Н	L	н	L	н	н	Н	н	н	н	L	Н	Н
L	Н	L	н	Н	L	н	Н	Н	Н	Н	H	L	Н
L	Н	L	н	н	н	н	н	Н	н	Н	н	Н	L
Н	н	L	×	х	×	Output corresponding to stored address, L; all others, H							

logic diagram (positive logic)



Pin numbers shown are for D, J, and N packages.



SN54HC137, SN74HC137 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

absolute maximum ratings over operating free-air temperature range†

Supply voltage, V _C C
Input clamp current, IjK (VI < 0 or VI > VCC) ± 20 mA
Output clamp current, IOK (VO < 0 or VO > VCC) ± 20 mA
Continuous output current, IO (VO = 0 to VCC) ±25 mA
Continuous current through VCC or GND pins
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package
Lead temperature 1,6 mm (1/16 in) from case for 10 s: D or N package
Storage temperature range65 °C to 150 °C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54HC137			SN74HC137			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage		2	5	6	2	5	6	٧.
	V _{CC} = 2 V	1.5			1.5	-		
VIH High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
	V _{CC} = 6 V	4.2			4.2			
	V _{CC} = 2 V	0		0.3	0		0.3	
VIL Low-level input voltage	$V_{CC} = 4.5 V$	0		0.9	0		0.9	V
	V _{CC} = 6 V	0		1.2	0		1.2	
V _I Input voltage		0		Vcc	0		vcc	>
VO Output voltage		0		Vcc	0		Vcc	V
	V _{CC} = 2 V	0		1000	0		1000	
tt Input transition (rise and fall) times	V _{CC} = 4.5 V	0		500	0		500	ns
	$V_{CC} = 6 V$	0		400	0		400	
TA Operating free-air temperature		- 55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEGT CONDITIONS		T _A = 25°C			SN54HC137		SN74HC137		UNIT
	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	· · · · · · · · · · · · · · · · · · ·	2 V	1.9	1.998		1.9		1.9		
i	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
VOH		6 V	5.9	5.999		5.9		5.9		V
	V _I = V _{IH} or V _{IL} , I _{OH} = -4 mA	4.5 V	3.98	4.30		3.7		3.84		
	$V_{\parallel} = V_{\parallel} \text{H or } V_{\parallel} \text{L}, I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.80		5.2		5.34		1
	V _I = V _{IH} or V _{IL} , I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1	v
		4.5 V		0.001	0.1	ļ	0.1		0.1	
VOL		6 V		0.001	0.1		0.1		0.1	
	VI = VIH or VIL, IOL = 4 mA	4.5 V		0.17	0.26		0.4		0.33	1
	VI = VIH or VIL, IOL = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
i,	V _I = V _{CC} or 0	6 V		±0.1	± 100		± 1000		± 1000	nΑ
lcc	V _I = V _{CC} or 0, I _O = 0	6 V			8		160		80	μΑ
c _i		2 to 6 V		3	10		10		10	pF



SN54HC137, SN74HC137 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			TA =	25°C	SN54	HC137	SN74	HC137	
		Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	80		120	-	100		
tw	Pulse duration, GL low	4.5 V	16		24		20		ns
		6 V	14		20		17		
		2 V	75		115		95	•	
t _{su}	Setup time, A, B, and C before GL1	4.5 V	15		23		19		ns
		6 V	13		20		16		
		2 V	5		5		5		
th	Hold time, A, B, and C after GL1	4.5 V	5		5		5		ns
		6 V	5		5		5		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 \text{ pF (see Note 1)}$

DADAMETED	FROM	TO		T _A = 25°C			SN54HC137		SN74HC137		
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		82	190		285		240	
^t pd	A, B, C	Y	4.5 V		23	38		57		48	ns
			6 V		19	32		48	L	41	
	_		2 V		59	145		220		180	
^t pd	G2	Y	4.5 V		17	29		44		36	ns
		L	6 V		14	25		37		31	
			2 V	1	61	145		220		180	
tpd	G1	Y	4.5 V		17	29	l	44		36	ns
			6 V		14	25		37		31	
	_		2 V		77	190		285		240	
^t pd	GL	Y	4.5 V		22	38		57	İ	48	ns
			6 V		19	32	İ	48		41	
			2 V		38	75		110		95	
tt		Y	4.5 V		8	15		22		19	ns
		1	6 V	ı	6	13	1	19		16	

Cpd	Power dissipation capacitance	No load, T _A = 25 °C	85 pF typ

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

