

MMA1260D

**MMA1260D: Z AXIS SENSITIVITY
MICROMACHINED
ACCELEROMETER
±1.5g**

A diagram of a 16-pin DIP package. The package is shown from a perspective view. The pins are numbered 1 through 16. Pin 1 is at the bottom left, pin 8 is at the bottom center, pin 16 is at the top center, and pin 9 is at the top right.

- 16 LEAD SOIC**
CASE 475-01

Pin Assignment

- | | | | | | |
|------------------|--|---|----|--|-----|
| V _{SS} | | 1 | 16 | | N/C |
| V _{SS} | | 2 | 15 | | N/C |
| V _{SS} | | 3 | 14 | | N/C |
| V _{OUT} | | 4 | 13 | | N/C |
| STATUS | | 5 | 12 | | N/C |
| V _{DD} | | 6 | 11 | | N/C |
| V _{SS} | | 7 | 10 | | N/C |
| ST | | 8 | 9 | | N/C |

SIMPLIFIED ACCELEROMETER FUNCTIONAL BLOCK DIAGRAM




Figure 1. Simplified Accelerometer Functional Block Diagram

MAXIMUM RATINGS (Maximum ratings are the limits to which the device can be exposed without causing permanent damage.)

Rating	Symbol	Value	Unit
Powered Acceleration (all axes)	g_{pd}	1500	g
Unpowered Acceleration (all axes)	g_{upd}	2000	g
Supply Voltage	V_{DD}	-0.3 to +7.0	V
Drop Test ⁽¹⁾	H_{drop}	1.2	m
Storage Temperature Range	T_{stg}	-40 to +125	°C

NOTES:

1. Dropped onto concrete surface from any axis.

ELECTRO STATIC DISCHARGE (ESD)

WARNING: This device is sensitive to electrostatic discharge.

Although the Freescale Semiconductor accelerometers contain internal 2kV ESD protection circuitry, extra precaution must be taken by the user to protect the chip from ESD.

A charge of over 2000 volts can accumulate on the human body or associated test equipment. A charge of this magnitude can alter the performance or cause failure of the chip. When handling the accelerometer, proper ESD precautions should be followed to avoid exposing the device to discharges which may be detrimental to its performance.

OPERATING CHARACTERISTICS

(Unless otherwise noted: $-40^{\circ}\text{C} \leq T_A \leq +105^{\circ}\text{C}$, $4.75 \leq V_{DD} \leq 5.25$, Acceleration = 0g, Loaded output⁽¹⁾)

Characteristic	Symbol	Min	Typ	Max	Unit
Operating Range ⁽²⁾					
Supply Voltage ⁽³⁾	V_{DD}	4.75	5.00	5.25	V
Supply Current	I_{DD}	1.1	2.2	3.2	mA
Operating Temperature Range	T_A	-40	—	+105	$^{\circ}\text{C}$
Acceleration Range	gFS	—	1.5	—	g
Output Signal					
Zero g ($T_A = 25^{\circ}\text{C}$, $V_{DD} = 5.0\text{ V}$) ⁽⁴⁾	V_{OFF}	2.25	2.5	2.75	V
Zero g ($V_{DD} = 5.0\text{ V}$)	V_{OFF}	2.2	2.5	2.8	V
Sensitivity ($T_A = 25^{\circ}\text{C}$, $V_{DD} = 5.0\text{ V}$) ⁽⁵⁾	S	1140	1200	1260	mV/g
Sensitivity ($V_{DD} = 5.0\text{ V}$)	S	1110	1200	1290	mV/g
Bandwidth Response	f_{-3dB}	40	50	60	Hz
Nonlinearity	NL _{OUT}	-1.0	—	+1.0	% FSO
Noise					
RMS (0.1 Hz - 1.0 kHz)	n_{RMS}	—	5.0	9.0	mVrms
Spectral Density (RMS, 0.1 Hz - 1.0 kHz) ⁽⁶⁾	n_{SD}	—	500	—	$\mu\text{g}/\sqrt{\text{Hz}}$
Self-Test					
Output Response ($V_{DD} = 5.0\text{ V}$)	ΔV_{ST}	0.3	0.6	0.9	V
Input Low	V_{IL}	V_{SS}	—	$0.3 V_{DD}$	V
Input High	V_{IH}	$0.7 V_{DD}$	—	V_{DD}	V
Input Loading ⁽⁷⁾	I_{IN}	-50	-125	-300	μA
Response Time ⁽⁸⁾	t_{ST}	—	10	25	ms
Status ⁽¹²⁾⁽¹³⁾					
Output Low ($I_{load} = 100\text{ }\mu\text{A}$)	V_{OL}	—	—	0.4	V
Output High ($I_{load} = -100\text{ }\mu\text{A}$)	V_{OH}	$V_{DD} - 0.8$	—	—	V
Output Stage Performance					
Electrical Saturation Recovery Time ⁽⁹⁾	t_{DELAY}	—	—	2.0	ms
Full Scale Output Range ($I_{OUT} = -200\text{ }\mu\text{A}$)	V_{FSO}	$V_{SS} + 0.25$	—	$V_{DD} - 0.25$	V
Capacitive Load Drive ⁽¹⁰⁾	C_L	—	—	100	pF
Output Impedance	Z_O	—	50	—	Ω
Mechanical Characteristics					
Transverse Sensitivity ⁽¹¹⁾	$V_{XZ,YZ}$	—	—	5.0	% FSO

NOTES:

- For a loaded output the measurements are observed after an RC filter consisting of a 1 k Ω resistor and a 0.1 μF capacitor to ground.
- These limits define the range of operation for which the part will meet specification.
- Within the supply range of 4.75 and 5.25 volts, the device operates as a fully calibrated linear accelerometer. Beyond these supply limits the device may operate as a linear device but is not guaranteed to be in calibration.
- The device can measure both + and - acceleration. With no input acceleration the output is at midsupply. For positive acceleration the output will increase above $V_{DD}/2$ and for negative acceleration the output will decrease below $V_{DD}/2$.
- Sensitivity limits apply to 0 Hz acceleration.
- At clock frequency $\cong 34\text{ kHz}$.
- The digital input pin has an internal pull-down current source to prevent inadvertent self test initiation due to external board level leakages.
- Time for the output to reach 90% of its final value after a self-test is initiated.
- Time for amplifiers to recover after an acceleration signal causing them to saturate.
- Preserves phase margin (60°) to guarantee output amplifier stability.
- A measure of the device's ability to reject an acceleration applied 90° from the true axis of sensitivity.
- The Status pin output is not valid following power-up until at least one rising edge has been applied to the self-test pin. The Status pin is high whenever the self-test input is high.
- The Status pin output latches high if the EPROM parity changes to odd. The Status pin can be reset by a rising edge on self-test, unless a fault condition continues to exist.

PRINCIPLE OF OPERATION

The Freescale Semiconductor accelerometer is a surface-micromachined integrated-circuit accelerometer.

The device consists of a surface micromachined capacitive sensing cell (g-cell) and a CMOS signal conditioning ASIC contained in a single integrated circuit package. The sensing element is sealed hermetically at the wafer level using a bulk micromachined “cap” wafer.

The g-cell is a mechanical structure formed from semiconductor materials (polysilicon) using semiconductor processes (masking and etching). It can be modeled as two stationary plates with a moveable plate in-between. The center plate can be deflected from its rest position by subjecting the system to an acceleration (Figure 2).

When the center plate deflects, the distance from it to one fixed plate will increase by the same amount that the distance to the other plate decreases. The change in distance is a measure of acceleration.

The g-cell plates form two back-to-back capacitors (Figure 3). As the center plate moves with acceleration, the distance between the plates changes and each capacitor's value will change, ($C = A\epsilon/D$). Where A is the area of the plate, ϵ is the dielectric constant, and D is the distance between the plates.

The CMOS ASIC uses switched capacitor techniques to measure the g-cell capacitors and extract the acceleration data from the difference between the two capacitors. The ASIC also signal conditions and filters (switched capacitor) the signal, providing a high level output voltage that is ratio-metric and proportional to acceleration.




Figure 2. Transducer Physical Model

Figure 3. Equivalent Circuit Model

SPECIAL FEATURES

Filtering

The Freescale Semiconductor accelerometers contain an onboard 2-pole switched capacitor filter. A Bessel implementation is used because it provides a maximally flat delay response (linear phase) thus preserving pulse shape integrity. Because the filter is realized using switched capacitor techniques, there is no requirement for external passive components (resistors and capacitors) to set the cut-off frequency.

Self-Test

The sensor provides a self-test feature that allows the verification of the mechanical and electrical integrity of the accelerometer at any time before or after installation. A fourth “plate” is used in the g-cell as a self-test plate. When the user applies a logic high input to the self-test pin, a calibrated potential is applied across the self-test plate and the moveable plate. The resulting electrostatic force ($F_e = \frac{1}{2} AV^2/d^2$) causes the center plate to deflect. The resultant deflection is measured by the accelerometer's control ASIC and a proportional output voltage results. This procedure assures that both the mechanical (g-cell) and electronic sections of the accelerometer are functioning.

Status


Freescale Semiconductor accelerometers include fault detection circuitry and a fault latch. The Status pin is an output from the fault latch, OR'd with self-test, and is set high whenever the following event occurs:

- Parity of the EPROM bits becomes odd in number.


The fault latch can be reset by a rising edge on the self-test input pin, unless one (or more) of the fault conditions continues to exist.

V _{SS}		1		16		N/C
V _{SS}		2		15		N/C
V _{SS}		3		14		N/C
V _{OUT}		4		13		N/C
STATUS		5		12		N/C
V _{DD}		6		11		N/C
V _{SS}		7		10		N/C
ST		8		9		N/C

Pin No.	Pin Name	Description
1 thru 3	V _{SS}	Redundant connections to the internal V _{SS} and may be left unconnected.
4	V _{OUT}	Output voltage of the accelerometer.
5	STATUS	Logic output pin used to indicate fault.
6	V _{DD}	The power supply input.
7	V _{SS}	The power supply ground.
8	ST	Logic input pin used to initiate self-test.
9 thru 13	Trim pins	Used for factory trim. Leave unconnected.
14 thru 16	—	No internal connection. Leave unconnected.



PCB Layout





NOTES:

- Use a 0.1 μF capacitor on V_{DD} to decouple the power source.
- Physical coupling distance of the accelerometer to the microcontroller should be minimal.
- Place a ground plane beneath the accelerometer to reduce noise, the ground plane should be attached to all internal V_{SS} terminals shown in Figure 4.
- Use an RC filter of 1 k Ω and 0.1 μF on the output of the accelerometer to minimize clock noise (from the switched capacitor filter circuit).
- PCB layout of power and ground should not couple power supply noise.
- Accelerometer and microcontroller should not be a high current path.
- A/D sampling rate and any external power supply switching frequency should be selected such that they do not interfere with the internal accelerometer sampling frequency. This will prevent aliasing errors.

ACCELERATION SENSING DIRECTIONS


DYNAMIC ACCELERATION



16-Pin SOIC Package


N/C pins are recommended to be left FLOATING

STATIC ACCELERATION




$V_{OUT} = 3.7V$


Direction of Earth's gravity field.*



$V_{OUT} = 2.50V$




$V_{OUT} = 2.50V$



$V_{OUT} = 1.3V$

* When positioned as shown, the Earth's gravity will result in a positive 1g output

PACKAGE DIMENSIONS



NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
3. DIMENSIONS "A" AND "B" DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 PER SIDE.
4. DIMENSION "D" DOES NOT INCLUDE DAMBAR PROTRUSION. PROTRUSIONS SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.75

DIM	MILLIMETERS	
	MIN	MAX
A	10.15	10.45
B	7.40	7.60
C	3.30	3.55
D	0.35	0.49
F	0.76	1.14
G	1.27 BSC	
J	0.25	0.32
K	0.10	0.25
M	0°	7°
P	10.16	10.67
R	0.25	0.75

**CASE 475-01
ISSUE B
16 LEAD SOIC**

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
Technical Information Center
3-20-1, Minami-Azabu, Minato-ku
Tokyo 106-0047, Japan
0120 191014 or +81 3 3440 3569
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
All other product or service names are the property of their respective owners.
© Freescale Semiconductor, Inc. 2004. All rights reserved.

