

# USB 2.0 Hi-Speed Hub Controller with FlexConnect on all Ports

# **Highlights**

- Single-chip USB 2.0 Hi-Speed hub controller with FlexConnect
  - 1 upstream port for USB Host / OTG connection
  - 4 downstream ports with FlexConnect capability on all ports
- USB Battery Charging, revision 1.2, support on downstream ports (DCP, CDP, SDP)
- Battery charging support for China and Apple<sup>®</sup> profiles
- USB to SMBus, I<sup>2</sup>S<sup>™</sup>, SPI, UART, and GPIO
  - Apple authentication support
  - I<sup>2</sup>S for audio support; Asynchronous In, Adaptive Out, 48KHz, two channels, 16-bits/channel
  - Flexible I<sup>2</sup>S capabilities with firmware update

## **Target Applications**

- · Media hubs
- Infotainment head units
- · Automotive breakout boxes
- Docks
- Monitors
- · Point of sale
- · Host switch for diagnostic mode
- · Host switch for field firmware upgrades

# **Product Features**

#### FlexConnect

 Downstream port able to swap with upstream port, allowing USB host capable devices to control other devices on the hub

#### MultiTRAK<sup>™</sup>

- Dedicated Transaction Translator per port

#### PortMap

- Configurable port mapping and disable sequencing

#### PortSwap

Configurable differential intra-pair signal swapping

#### PHYBoost

Programmable USB transceiver drive strength for recovering signal integrity

#### VariSense<sup>™</sup>

- Programmable USB receiver sensitivity
- · USB Link Power Management (LPM) support
- Vendor Specific Messaging (VSM) support
- Architected for USB Power Delivery (PD) 3.0 support
  - 32-bit embedded microcontroller in the hub executes PD stack and system policy manager
  - Interfaces to Microchip UPD350 Power Delivery Interface device
  - Power delivery stack runs from external SPI Flash
  - SPI Flash provides flexibility for specification revisions and evolving system needs
- Enhanced OEM configuration options available through external straps, OTP configuration or SMBus Slave port
- · 3.3 V supply voltage
- AEC-Q100 compliance
  - Microchip parts are tested to meet or exceed the requirements of the AEC-Q100 automotive qualification standards
- Packaging
  - 48-pin VQFN (7 x 7 mm)
- Environmental
  - Commercial temperature range (0°C to +70°C)
  - Industrial temperature range (-40° to +85°C)
  - Grade 3 Automotive temperature range (-40° to +85°C)

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

# 1.0 PREFACE

# 1.1 General Terms

TABLE 1-1: GENERAL TERMS

Term	Description
ADC	Analog-to-Digital Converter
Byte	8 bits
CDC	Communication Device Class
EOP	End of Packet
EP	Endpoint
FIFO	First In First Out buffer
FS	Full-Speed
GPIO	General Purpose I/O
HS	Hi-Speed
Hub Feature Controller	The Hub Feature Controller, sometimes called a Hub Controller for short is the internal processor used to enable the unique features of the USB Controller Hub. This is not to be confused with the USB Hub Controller that is used to communicate the hub status back to the Host during a USB session.
I <sup>2</sup> C	Inter-Integrated Circuit
LS	Low-Speed
Isb	Least Significant Bit
LSB	Least Significant Byte
msb	Most Significant Bit
MSB	Most Significant Byte
N/A	Not Applicable
NC	No Connect
OTP	One Time Programmable
PCB	Printed Circuit Board
PHY	Physical Layer
PLL	Phase Lock Loop
RESERVED	Refers to a reserved bit field or address. Unless otherwise noted, reserved bits must always be zero for write operations. Unless otherwise noted, values are not guaranteed when reading reserved bits. Unless otherwise noted, do not read or write to reserved addresses.
SDK	Software Development Kit
SMBus	System Management Bus
UUID	Universally Unique IDentifier
WORD	16 bits

# 1.2 Buffer Types

TABLE 1-2: BUFFER TYPE DESCRIPTIONS

Buffer	Description
1	Input.
IS	Input with Schmitt trigger.
O4	Output buffer with 4mA sink and 4mA source.
O12	Output buffer with 12mA sink and 12mA source.
OD12	Open-drain output with 12mA sink.
PU	Internal pull-up. Unless otherwise noted in the pin description, internal pull-ups are always enabled.
	Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled high, an external resistor must be added.
PD	Internal pull-down. Unless otherwise noted in the pin description, internal pull-downs are always enabled.
	Internal pull-down resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled low, an external resistor must be added.
ICLK	Crystal oscillator input pin.
OCLK	Crystal oscillator output pin.
I/O-U	Analog input/output defined in USB specification.
I-R	RBIAS.
Α	Analog.
Р	Power pin.

# 1.3 Pin Reset States

The pin reset state definitions are detailed in Table 1-3. Refer to Section 3.0, "Pin Descriptions and Configuration" for details on individual pin reset states.

TABLE 1-3: PIN RESET STATE LEGEND

Symbol	Description
A/P	Analog/Power Input
Z	Hardware disables output driver (high impedance)
PD-15k	Hardware enables internal 15kΩ pull-down
PD-67k	Hardware enables internal 67kΩ pull-down
PU-67k	Hardware enables internal 67kΩ pull-up
USB	USB line

#### 1.4 Reference Documents

- 1. Universal Serial Bus Revision 2.0 Specification, http://www.usb.org
- 2. AN2341 USB4715 FlexConnect Operation, http://www.microchip.com
- 3. AN2439 Configuration of the USB491x/USB492x/USB4715, http://www.microchip.com
- 4. AN2437 USB to GPIO Bridging with USB4715 and USB49xx, http://www.microchip.com
- 5. AN2438 USB to I<sup>2</sup>C Bridging with USB4715 and USB49xx, http://www.microchip.com
- 6. AN2430 USB to SPI Bridging with USB4715 and USB49xx, http://www.microchip.com
- 7. AN2426 USB to UART Bridging with Microchip USB4715, USB4916, and USB4927, http://www.microchip.com
- 8. Battery Charging Specification, Revision 1.2, Dec. 07, 2010, http://www.usb.org
- 9. PC-Bus Specification, Version 1.1, http://www.nxp.com/documents/user\_manual/UM10204.pdf
- 10. PS-Bus Specification, http://www.nxp.com/acrobat\_download/various/I2SBUS.pdf
- 11. System Management Bus Specification, Version 1.0, http://smbus.org/specs

## 2.0 INTRODUCTION

# 2.1 General Description

The Microchip USB4715 USB 2.0 Hi-Speed hub controller is a single-chip device targeted for automotive, industrial, and commercial applications. Primary functions of the device include: multiple downstream USB ports supporting USB 2.0 Low Speed/Full Speed/Hi-Speed, single USB 2.0 Hi-Speed upstream connection to a USB host / OTG port, battery charging support for BC1.2, Apple and China charging profiles, USB I/O bridging, and an on-chip microcontroller.

The USB4715 employs unique FlexConnect USB functionality, whereby one of the downstream ports can be reconfigured to become an upstream port, allowing the host or master capability to be switched to equipment on any of the other ports. This port/host becomes the master of the new USB bus, while the other ports can connect as USB devices, or become dedicated charging ports.

The USB4715 is available in commercial (0°C to +70°C), industrial and Automotive Grade 3 (-40°C to +85°C) temperature ranges. An internal block diagram of the USB4715 is shown in Figure 2-1.

◆ USB Host / OTG Port 0 ↑ 1<sub>3.3V</sub> **USB4715** Flex USB 2.0 FlexHub Controller **Hub Feature** Controller OTP 25 MHz I<sup>2</sup>C/I<sup>2</sup>S/SPI/ UART/GPIO Flex Flex Flex Flex Port 1 Port 2 Port 3 Port 4 I/O Multiplexer **↓** USB **₩** USB **USB ₩** USB **↓** I/O

FIGURE 2-1: INTERNAL BLOCK DIAGRAM


## 3.0 PIN DESCRIPTIONS AND CONFIGURATION

The pin assignments for the USB4715 are detailed in Section 3.1, "USB4715 Pin Assignments". Pin descriptions are provided in Section 3.2, "Pin Descriptions".

#### 3.1 USB4715 Pin Assignments

The device pin diagram for the USB4715 can be seen in Figure 3-1. Table 3-1 provides a USB4715 pin assignments table. Pin descriptions are provided in Section 3.2, "Pin Descriptions".

FIGURE 3-1: USB4715 PIN ASSIGNMENTS



**Note:** Configuration straps are identified by an underlined symbol name. Signals that function as configuration straps must be augmented with an external resistor when connected to a load.

TABLE 3-1: USB4715 PIN ASSIGNMENTS

Pin	Pin Name	Reset	Pin	Pin Name	Reset		
1	PORT_CTL_GANG	PD-67k	25	VDDIO33			
2	CONFIG STRAP 1	Z	26	SQI_D2 Z			
3	CONFIG STRAP 2	Z	27	SQI_D3	Z		
4	FLEX_USB_DP1/PRT_DIS_P1	PD-15k	28	PROG_FUNC6	Z		
5	FLEX_USB_DM1/PRT DIS M1	PD-15k	29	PROG_FUNC5	Z		
6	FLEX_USB_DP2/PRT_DIS_P2	PD-15k	30	PROG_FUNC4	Z		
7	FLEX_USB_DM2/PRT DIS M2	PD-15k	31	VDDIO33	A/P		
8	FLEX_USB_DP4/PRT_DIS_P4	PD-15k	32	PROG_FUNC3	Z		
9	FLEX_USB_DM4/PRT DIS M4	PD-15k	33	PROG_FUNC2	Z		
10	PRT_CTL4/OCS4	PD-67k	34	RESET_N	PD-67k		
11	PROG_FUNC7	PD-67k	35	VBUS_DET	Z		
12	VDDIO33	A/P	36	VDDIO33 A/			
13	TEST1	Z	37	PROG_FUNC1 Z			
14	TEST2	Z	38	PROG_FUNC8 Z			
15	TEST3	Z	39	VDDIO33 A/P			
16	PRT_CTL3/OCS3	PD-67k	40	FLEX_USB_DP3/PRT_DIS_P3 PD-15k			
17	PRT_CTL2/OCS2	PD-67k	41	FLEX_USB_DM3/PRT_DIS_M3 PD-15k			
18	PRT_CTL1/OCS1	PD-67k	42	USBH_DP0	USB		
19	VDDCR12	A/P	43	USBH_DM0	USB		
20	VDDIO33	A/P	44	TESTEN/ATEST	A/P		
21	SPI_CLK/SQI_CLK	Z	45	XTALO	A/P		
22	SPI_DO/SQI_D0	PD-67k	46	XTALI/CLK_IN	A/P		
23	SPI_DI/SQI_D1/ <u>CFG_BC_EN</u>	Z	47	VDDPLLREF33	A/P		
24	SPI_CE_N/SQI_CE_N/ <u>CFG_NON_REM</u>	PU-67k	48	RBIAS	A/P		
	Exposed Pad (VSS) must be connected to ground.						

# 3.2 Pin Descriptions

TABLE 3-2: PIN DESCRIPTIONS

Name	Symbol	Buffer Type	Description			
USB Interface						
USB Upstream D+	USBH_DP0	I/O-U	Upstream USB 2.0 Data Plus (D+)			
USB Upstream D-	USBH_DM0	I/O-U	Upstream USB 2.0 Data Minus (D-)			
USB Downstream Ports 4-1 D+	FLEX_USB_DP[4:1]	I/O-U	Downstream USB 2.0 Ports 4-1 Data Plus (D+)			
USB Downstream Ports 4-1 D-	FLEX_USB_DM[4:1]	I/O-U	Downstream USB 2.0 Ports 4-1 Data Minus (D-)			
		USB Port C	Control Pins			
USB Ports 4-1 Power Enable	PRT_CTL[4:1]	I/O12	When the downstream port is enabled, this pin is set a an input with an internal pull-up resistor applied. The internal pull-up enables power to the downstream port while the pin monitors for an active low overcurrent sig nal assertion from an external current monitor on USB port 4. This pin will change to an output and be driven low when the port is disabled by configuration or by the host control.			
USB Ports 4-1 Overcurrent Sense	OCS[4:1]	I/O12	Overcurrent sense for ports 4-1.			
Gang Power	PRT_CTL_GANG	I/O12	This pin becomes the port control pin for all downstream ports when the hub is configured for ganged port power control mode. All port power controllers are controlled from this pin when the hub is configured for ganged port power mode.			
		SPI Inter	face Pins			
SPI Clock	SPI_CLK	I/O4	SPI clock.			
SPI Data Out	SPI_DO	I/O4	SPI output data. If the SPI interface is enabled, this signal is the data out for the SPI port.			
SPI Data In	SPI_DI	I/O4	SPI input data. If the SPI interface is enabled, this signal must have a weak pull-down applied at all times to pre vent floating.  Note: If SPI interface is not utilized, this pin cannoble left floating. It must be connected per the CFG_BC_EN pin description.			

TABLE 3-2: PIN DESCRIPTIONS (CONTINUED)

Name	Symbol	Buffer Type	Description			
SPI Chip Enable	SPI_CE_EN	1/04	Active low SPI chip enable input. If the SPI interface is enabled, this pin must be driven high in powerdown states.			
			Note: If SPI interface is not utilized, this pin cannot be left floating. It must be connected per the CFG_NON_REM pin description.			
		SQI Inter	face Pins			
SQI Clock	SQI_CLK	I/O4	SQI clock.			
SQI Data 0-3	SQI_D[0:3]	I/O4	SQI Data 0-3. If the SQI interface is enabled, these signals function as Data 0 through 3.			
SQI Chip Enable	SQI_CE_EN	I/O4	Active low SQI chip enable input. If the SQI interface is enabled, this pin requires an external pull-up resistor.			
			Note: If SQI interface is not utilized, this pin cannot be left floating. It must be connected per the CFG_NON_REM pin description.			
		Miscell	aneous			
Programmable Functions 8-1	PROG_FUNC[8:1]	I/O12	These selectable function pins can be assigned a role via the <u>CONFIG STRAP [2:1]</u> pins, OTP configuration, or SMBus configuration. Refer to Section 3.3.4, "PROG_FUNC[8:1] Configuration (CON-FIG_STRAP_[2:1])" for additional information.			
VBUS Detection	VBUS_DET	I	This signal detects the state of the upstream bus power. When designing a detachable hub, this pin must be connected to the VBUS power pin of the upstream USB port through a resistor divider (50 k $\Omega$ by 100 k $\Omega$ ) to provide 3.3 V. For self-powered applications with a permanently attached host, this pin must be connected to either 3.3 V or 5.0 V through a resistor divider to provide 3.3 V. In embedded applications, VBUS_DET may be controlled (toggled) when the host desires to renegotiate a connection without requiring a full reset of the device.			
Reset Input	RESET_N	I	This active low signal is used by the system to reset the device. The active low pulse should be at least 1 $\mu s$ wide.			
Bias Resistor	RBIAS	I-R	A 12.0 k $\Omega$ ±1.0% resistor is attached from ground to this pin to set the transceiver's internal bias settings. Place the resistor as close to the device as possible with a dedicated, low impedance connection to the GND plane.			
External 25 MHz Crystal Input	XTALI	ICLK	External 25 MHz crystal input.			

TABLE 3-2: PIN DESCRIPTIONS (CONTINUED)

Name	Symbol	Buffer Type	Description	
External 25 MHz	CLK_IN	ICLK	External reference clock input.	
Reference Clock Input			The device may alternatively be driven by a single- ended clock oscillator. When this method is used, XTALO should be left unconnected.	
External 25 MHz Crystal Output	XTALO	OCLK	External 25 MHz crystal output.	
Test	TESTEN	Α	Test pin.	
			This signal is used for test purposes and must always be connected to ground.	
Analog Test	ATEST	Α	Analog test pin.	
			This signal is used for test purposes and must always be connected to ground.	
Test 1	TEST1	Α	Test 1 pin.	
			This signal is used for test purposes and must always be pulled-up to 3.3V via a 4.7 kΩ resistor.	
Test 2	TEST2	Α	Test 2 pin.	
			This signal is used for test purposes and must always be pulled-down to ground via a 4.7 k $\Omega$ resistor.	
Test 3	TEST3	Α	Test 3 pin.	
			This signal is used for test purposes and must always be pulled-down to ground via a 4.7 k $\Omega$ resistor.	
		Configura	tion Straps	
Device Mode Configuration	CONFIG STRAP [2:1]	I	Device mode configuration straps 2-1.	
Straps 2-1			These configuration straps are used to select the device's mode of operation. See Note 3-1.  Refer to Section 3.3.4, "PROG_FUNC[8:1] Configuration (CONFIG_STRAP_[2:1])" for additional information.	
Port 4-1 D+ Disable	PRT DIS P[4:1]	I	Port 4-1 D+ Disable configuration strap.	
Configuration Strap			These configuration straps are used in conjunction with the corresponding <b>PRT DIS M[4:1]</b> straps to disable the related port (5-1). See Note 3-1.	
			Both USB data pins for the corresponding port must be tied to 3.3V to disable the associated downstream port.	

TABLE 3-2: PIN DESCRIPTIONS (CONTINUED)

Name	Symbol	Buffer Type	Description		
Port 4-1 D- Disable Configuration Strap	PRT DIS M[4:1]	ı	Port 4-1 D- Disable configuration strap.  These configuration straps are used in conjunction with the corresponding PRT DIS P[4:1] straps to disable the related port (5-1). See Note 3-1.  Both USB data pins for the corresponding port must be tied to 3.3V to disable the associated downstream port.		
Non-Removable Ports Configuration Strap	CFG NON REM	I	Non-Removable Ports Configuration Strap.  This configuration strap controls the number of reported non-removable ports. See Note 3-1.		
Battery Charging Configuration Strap	CFG BC EN	ı	Battery Charging Configuration Strap.  This configuration strap controls the number of BC 1.2 enabled downstream ports. See Note 3-1.		
		Power/	Ground		
+3.3V I/O Power Supply Input	VDDIO33	Р	+3.3V I/O power supply input.		
+3.3V Analog Power Supply Input	VDDPLLREF33	Р	+3.3V master bias / PLL regulator supply input.		
+1.2V Core Power Supply Output	VDDCR12	Р	+1.2V digital core power supply output.  Note: This signal requires connection of a 1uF low-ESR capacitor to ground.		
Ground	VSS	Р	Ground pins.		

Note 3-1 Configuration strap values are latched on Power-On Reset (POR) and the rising edge of RESET\_N (external chip reset). Configuration straps are identified by an underlined symbol name. Signals that function as configuration straps must be augmented with an external resistor when connected to a load. For additional information, refer to Section 3.3, "Configuration Straps and Programmable Functions".

#### 3.3 Configuration Straps and Programmable Functions

Configuration straps are multi-function pins that are used during Power-On Reset (POR) or external chip reset (RESET\_N) to determine the default configuration of a particular feature. The state of the signal is latched following deassertion of the reset. Configuration straps are identified by an underlined symbol name. This section details the various device configuration straps and associated programmable pin functions.

Note: The system designer must guarantee that configuration straps meet the timing requirements specified in Section 9.6.2, "Power-On and Configuration Strap Timing" and Section 9.6.3, "Reset and Configuration Strap Timing". If configuration straps are not at the correct voltage level prior to being latched, the device may capture incorrect strap values.

#### 3.3.1 PORT DISABLE CONFIGURATION (PRT DIS P[4:1] / PRT DIS M[4:1])

The <u>PRT\_DIS\_P[4:1]</u> / <u>PRT\_DIS\_M[4:1]</u> configuration straps are used in conjunction to disable the related port (4-1). For <u>PRT\_DIS\_Px</u> (where x is the corresponding port 4-1):

 $0 = Port \times D + Fnabled$ 

1 = Port x D+ Disabled

For <u>PRT DIS Mx</u> (where x is the corresponding port 4-1):

0 = Port x D- Enabled

1 = Port x D- Disabled

**Note:** Both <u>PRT DIS Px</u> and <u>PRT DIS Mx</u> (where x is the corresponding port) must be tied to 3.3 V to disable the associated downstream port.

#### 3.3.2 NON-REMOVABLE PORT CONFIGURATION (CFG NON REM)

The <u>CFG NON REM</u> configuration strap is used to configure the non-removable port settings of the device to one of five settings. These modes are selected by the configuration of an external resistor on the <u>CFG NON REM</u> pin. The resistor options are a 200 k $\Omega$  pull-down, 200 k $\Omega$  pull-up, 10 k $\Omega$  pull-down, 10 k $\Omega$  pull-up, and 10  $\Omega$  pull-down, as shown in Table 3-3.

TABLE 3-3: CFG NON REM RESISTOR ENCODING

<u>CFG NON REM</u> Resistor Value	Setting
200 kΩ Pull-Down	Port 1- removable
200 kΩ Pull-Up	Port 1 non-removable
10 kΩ Pull-Down	Port 1, 2 non-removable
10 kΩ Pull-Up	Port 1, 2, 3 non-removable
10 Ω Pull-Down	Port 1, 2, 3, 4 non-removable

## 3.3.3 BATTERY CHARGING CONFIGURATION (CFG BC EN)

The <u>CFG BC EN</u> configuration strap is used to configure the battery charging port settings of the device to one of five settings. These modes are selected by the configuration of an external resistor on the <u>CFG BC EN</u> pin. The resistor options are a 200 k $\Omega$  pull-down, 200 k $\Omega$  pull-up, 10 k $\Omega$  pull-down, 10 k $\Omega$  pull-up, and 10  $\Omega$  pull-down, as shown in Table 3-4.

TABLE 3-4: CFG BC EN RESISTOR ENCODING

<u>CFG NON REM</u> Resistor Value	Setting
200 kΩ Pull-Down	No battery charging
200 kΩ Pull-Up	Port 1 battery charging
10 kΩ Pull-Down	Port 1, 2 battery charging
10 kΩ Pull-Up	Port 1, 2, 3 battery charging
10 Ω Pull-Down	Port 1, 2, 3, 4 battery charging

#### 3.3.4 PROG\_FUNC[8:1] CONFIGURATION (CONFIG STRAP [2:1])

The USB4715 provides 8 programmable function pins (PROG\_FUNC[8:1]). These pins can be configured to 6 predefined configurations via the <u>CONFIG\_STRAP\_[2:1]</u> pins. These configurations are selected via external resistors on the <u>CONFIG\_STRAP\_[2:1]</u> pins, as detailed in <u>Table 3-5</u>. Resistor values and combinations not detailed in <u>Table 3-5</u> are reserved and should not be used.

TABLE 3-5: CONFIG\_STRAP\_[2:1] RESISTOR ENCODING

Mode	CONFIG STRAP 2 Resistor Value	CONFIG STRAP 1 Resistor Value		
Configuration 1	200 kΩ Pull-Down	200 kΩ Pull-Down		
Configuration 2	200 kΩ Pull-Down	200 kΩ Pull-Up		
Configuration 3	200 kΩ Pull-Down	10 kΩ Pull-Down		
Configuration 4	200 kΩ Pull-Down	10 kΩ Pull-Up		
Configuration 5	200 kΩ Pull-Down	10 Ω Pull-Down		
Configuration 6	200 kΩ Pull-Down	10 Ω Pull-Up		

A summary of the configuration pin assignments for each of the 6 configurations is provided in Table 3-6. For details on behavior of each programmable function, refer to Table 3-7.

TABLE 3-6: PROG\_FUNC[8:1] FUNCTION ASSIGNMENT

Pin	Configuration 1	Configuration 2	Configuration 3	Configuration 4	Configuration 5	Configuration 6
PROG_FUNC_1	SMB1_DAT	SMB1_DAT	SMB1_DAT	SMB1_DAT	SMB1_DAT	SMB1_DAT
PROG_FUNC_2	I2S_LRCK	UART_TX	CONNECT_IND1	UART_TX	UART_TX	I2S_LRCK
PROG_FUNC_3	I2S_SDOUT	UART_RX	CONNECT_IND2	UART_RX	UART_RX	I2S_SDOUT
PROG_FUNC_4	I2S_SDIN	GPIO6	CONNECT_IND3	GPIO6	GPIO6	I2S_SDIN
PROG_FUNC_5	I2S_MCLK	GPIO8	GPIO8	GPIO8	SMB2_DAT	I2S_MCLK
PROG_FUNC_6	I2S_SCK	GPIO10	GPIO10	GPIO10	SMB2_CLK	I2S_SCK
PROG_FUNC_7	MIC_DET	GPIO11	CONNECT_IND4	GPIO11	GPIO11	GPIO11
PROG_FUNC_8	SMB1_CLK	SMB1_CLK	SMB1_CLK	SMB1_CLK	SMB1_CLK	SMB1_CLK

TABLE 3-7: PROGRAMMABLE FUNCTIONS DESCRIPTIONS

Function	Buffer Type	Description				
UART Interface						
UART_TX	UART_TX O12 UART Transmit					
UART_RX	I	UART Receive				
	SMBus Master Interface					
SMB1_CLK	SMB1_CLK I/OD12 SMBus Master Clock					
SMB1_DAT	I/OD12	SMBus Master Data				
		SMBus Slave Interface				
SMB2_CLK	I/OD12	SMBus Slave Clock				
For proper SMBus slave operation, an external 10 $k\Omega$ resistor is required on this signal.						

TABLE 3-7: PROGRAMMABLE FUNCTIONS DESCRIPTIONS (CONTINUED)

Function	Buffer Type	Description
SMB2_DAT	I/OD12	SMBus Slave Data
		For proper SMBus slave operation, an external 10 $k\Omega$ resistor is required on this signal.
		I <sup>2</sup> S Interface
I2S_SCK	O12	I <sup>2</sup> S Continuous Serial Clock
I2S_LRCK	O12	I <sup>2</sup> S Word Select / Left-Right Clock
I2S_MCLK	O12	I <sup>2</sup> S Master Clock
I2S_SDOUT	O12	I <sup>2</sup> S Serial Data Out
I2S_SDIN	I	I <sup>2</sup> S Serial Data In
MIC_DET	I	I <sup>2</sup> S MIC Plug Detect
		0 = No microphone plugged into the audio jack 1 = Microphone plugged into the audio jack


	Miscellaneous			
GPIO <i>x</i>	I/O12	General Purpose Inputs/Outputs $(x = 6, 8, 10-11)$		
CONNECT_IND[4:1]	O12	Downstream Port 4-1 Connect Indicator  1 = USB 2.0 or USB 1.1 connection to port  0 = Nothing connected to port		

# 4.0 DEVICE CONNECTIONS

# 4.1 Power Connections

Figure 4-1 illustrates the device power connections.


# FIGURE 4-1: POWER CONNECTIONS



# 4.2 SPI Flash Connections

Figure 4-2 illustrates the device SPI Flash connections.


# FIGURE 4-2: SPI FLASH CONNECTIONS



# 4.3 SMBus Connections

Figure 4-3 illustrates the device SMBus Connections.


FIGURE 4-3: SMBUS CONNECTIONS



# 4.4 I<sup>2</sup>S Connections

Figure 4-4 illustrates the device I<sup>2</sup>S connections.


FIGURE 4-4: I<sup>2</sup>S CONNECTIONS



# 4.5 UART Connections

Figure 4-5 illustrates the device UART connections.

FIGURE 4-5: UART CONNECTIONS



#### 5.0 MODES OF OPERATION


The device provides two main modes of operation: Standby Mode and Hub Mode. These modes are controlled via the **RESET\_N** pin, as shown in Table 5-1.

TABLE 5-1: MODES OF OPERATION

RESET_N Input	Summary
0	<b>Standby Mode</b> : This is the lowest power mode of the device. No functions are active other than monitoring the <b>RESET_N</b> input. All port interfaces are high impedance and the PLL is halted. Refer to Section 8.9, "Resets" for additional information on <b>RESET_N</b> .
1	<b>Hub (Normal) Mode</b> : The device operates as a configurable USB hub. This mode has various sub-modes of operation, as detailed in Figure 5-1. Power consumption is based on the number of active ports, their speed, and amount of data received.

The flowchart in Figure 5-1 details the modes of operation and details how the device traverses through the Hub Mode stages (shown in bold). The remaining sub-sections provide more detail on each stage of operation.

FIGURE 5-1: HUB MODE FLOWCHART



# 5.1 Boot Sequence

#### 5.1.1 STANDBY MODE

If the RESET\_N pin is asserted, the hub will be in Standby Mode. This mode provides a very low power state for maximum power efficiency when no signaling is required. This is the lowest power state. In Standby Mode all downstream ports are disabled, the USB data pins are held in a high-impedance state, all transactions immediately terminate (no states saved), all internal registers return to their default state, the PLL is halted, and core logic is powered down in order to minimize power consumption. Because core logic is powered off, no configuration settings are retained in this mode and must be re-initialized after RESET\_N is negated high.

# 5.1.2 SPI INITIALIZATION STAGE (SPI\_INIT)

The first stage, the initialization stage, occurs on the deassertion of **RESET\_N**. In this stage, the internal logic is reset, the PLL locks if a valid clock is supplied, and the configuration registers are initialized to their default state. The internal firmware then checks for an external SPI ROM. The firmware looks for an external SPI flash device that contains a valid signature of "2DFU" (device firmware upgrade) beginning at address 0xFFFA. If a valid signature is found, then the SPI Firmware/external SPI ROM is enabled and the code execution begins at address 0x0000 in the external SPI device. If a valid signature is not found, then execution continues from internal ROM (CFG\_ROM stage).

When using an external SPI ROM, a minimum of 2.2 Mbit is required, and 60 MHz or faster SPI ROM must be used. Both 1- and 2-bit SPI ROM are supported. For optimum throughput, a 2-bit SPI ROM is recommended. Both mode 0 and mode 3 SPI flashes are supported.

If the system is not strapped for SPI Mode, code execution will continue from internal ROM (CFG\_ROM stage).

#### 5.1.3 CONFIGURATION FROM INTERNAL ROM STAGE (CFG ROM)

In this stage, the internal firmware loads the default values from the internal ROM. Most of the hub configuration registers, USB descriptors, electrical settings, etc. will be initialized in this state even when running from SPI.

#### 5.1.4 CONFIGURATION STRAP READ STAGE (CFG STRAP)

In this stage, the firmware reads the following configuration straps to override the default values:

- CONFIG STRAP [2:1]
- PRT DIS P[4:1]
- PRT DIS M[4:1]
- · CFG NON REM
- · CFG BC EN

If the <u>CONFIG\_STRAP\_[2:1]</u> pins are set to Configuration 5, the device will move to the SMBUS\_CHECK stage, otherwise it move to the CFG\_OTP stage. Refer to Section 3.3, "Configuration Straps and Programmable Functions" for information on usage of the various device configuration straps.

#### 5.1.5 SMBUS CHECK STAGE (SMBUS CHECK)

Based on the PROG\_FUNC[8:1] configuration selected (refer to Section 3.3.4, "PROG\_FUNC[8:1] Configuration (CON-FIG\_STRAP\_[2:1])"), the firmware will check for the presence of external pull up resistors on the SMBus slave programmable function pins. If 10K pull-ups are detected on both pins, the device will be configured as an SMBus slave, and the next state will be CFG\_SOC. If a pull-up is not detected in either of the pins, the next state is CFG\_OTP.

#### 5.1.6 SOC CONFIGURATION STAGE (CFG SOC)

In this stage, the SOC can modify any of the default configuration settings specified in the integrated ROM, such as USB device descriptors, port electrical settings, and control features such as downstream battery charging.

In this stage the firmware will wait indefinitely for the SMBus/I<sup>2</sup>C configuration there is no time limit on this stage. The external SMBus master writes to register 0xFF, to end the configuration in legacy mode. In non-legacy mode, the SMBus command USB\_ATTACH (opcode 0xAA55) or USB\_ATTACH\_WITH\_SMBUS (opcode 0xAA56) will finish the configuration.

# 5.1.7 OTP CONFIGURATION STAGE (CFG\_OTP)

Once the SOC has indicated that it is done with configuration, all configuration data is combined in this stage. The default data, the SOC configuration data, and the OTP data are all combined in the firmware and the device is programmed.

#### Note:

Changes to hub registers made in OTP memory space are not visible via SMBus during CFG\_SOC stage. Any register which is modified via SMBus during SOC\_CFG and also modified in the OTP memory will exit the configuration stages with the value as programmed in the OTP memory.

## 5.1.8 HUB CONNECT STAGE (USB\_ATTACH)

Once the hub registers are updated through default values, SMBus master, and OTP, the device firmware will enable attaching the USB host by setting the USB\_ATTACH bit in the HUB\_CMD\_STAT register. The device will remain in the Hub Connect stage indefinitely until the VBUS function is deasserted/assertion of external RESET\_N pin.

#### 5.1.9 NORMAL MODE (NORMAL MODE)

Lastly, the hub enters Normal Mode of operation. In this stage full USB operation is supported under control of the USB Host on the upstream port. The device will remain in the normal mode until the operating mode is changed by the USB Host.

If RESET\_N is asserted low, then Standby Mode is entered. The device may then be placed into any of the designated hub stages. Asserting a soft disconnect on the upstream port will cause the hub to return to the Hub Connect stage until the soft disconnect is negated.

## 6.0 DEVICE CONFIGURATION

The device supports a large number of features (some mutually exclusive), and must be configured in order to correctly function when attached to a USB host controller. The hub can be configured either internally or externally depending on the implemented interface.

Microchip provides a comprehensive software programming tool, MPLAB Connect (formerly ProTouch2), for OTP configuration of various USB4715 functions and registers. All configuration is to be performed via the MPLAB Connect Configurator programming tool. For additional information on this tool, refer to th MPLAB Connect Configurator programming tool product page at http://www.microchip.com/design-centers/usb/mplab-connect-configurator.

Additional information on configuring the USB4715 via SMBus is provided in the *AN2439 - Configuration of the USB491x/USB492x/USB4715*" application note, which contains details on the hub operational mode, SOC configuration stage, OTP configuration, USB configuration, and configuration register definitions. This application note, along with other USB4715 resources, can be found on the Microchip USB4715 product page at www.microchip.com/USB4715.

**Note:** Device configuration straps and programmable pins are detailed in Section 3.3, "Configuration Straps and Programmable Functions," on page 12.

Refer to Section 7.0, "Device Interfaces" for detailed information on each device interface.

## 7.0 DEVICE INTERFACES

The USB4715 provides multiple interfaces for configuration, external memory access, etc.. This section details the various device interfaces and their usage:

- · SPI/SQI Master Interface
- SMBus/I2C Master/Slave Interfaces
- · I2S Interface
- · UART Interface

Note:

For details on how to enable each interface, refer to Section 3.3, "Configuration Straps and Programmable Functions".

For information on device connections, refer to Section 4.0, "Device Connections". For information on device configuration, refer to Section 6.0, "Device Configuration".

Microchip provides a comprehensive software programming tool, MPLAB Connect (formerly ProTouch2), for configuring the USB4715 functions, registers and OTP memory. All configuration is to be performed via the MPLAB Connect Configurator programming tool. For additional information on this tool, refer to th MPLAB Connect Configurator programming tool product page at http://www.microchip.com/design-centers/usb/mplab-connect-configurator.

#### 7.1 SPI/SQI Master Interface

The SPI/SQI controller has two basic modes of operation: execution of an external hub firmware image, or the USB to SPI bridge. On power up, the firmware looks for an external SPI flash device that contains a valid signature of 2DFU (device firmware upgrade) beginning at address 0xFFFA. If a valid signature is found, then the external ROM mode is enabled and the code execution begins at address 0x0000 in the external SPI device. If a valid signature is not found, then execution continues from internal ROM and the SPI interface can be used as a USB to SPI bridge.

The second mode of operation is the USB to SPI bridge operation. Additional details on this feature can be found in Section 8.5, "USB to SPI Bridging" as well as the AN2430 - USB to SPI Bridging with USB4715 and USB49xx application note.

Table 7-1 details how the associated pins are mapped in SPI vs. SQI mode

TABLE 7-1: SPI/SQI PIN USAGE

SPI Mode	SQI Mode	Description
SPI_CE_N	SQI_CE_N	SPI/SQI Chip Enable (Active Low)
SPI_CLK	SQI_CLK	SPI/SQI Clock
SPI_DO	SQI_D0	SPI Data Out; SQI Data I/O 0
SPI_DI	SQI_D1	SPI Data In; SQI Data I/O 1
-	SQI_D2	SQI Data I/O 2
-	SQI_D3	SQI Data I/O 3

**Note:** For SPI timing information, refer to Section 9.6.8, "SPI/SQI Timing".

# 7.2 SMBus/I<sup>2</sup>C Master/Slave Interfaces

The USB4715 provides two independent SMBus/I<sup>2</sup>C controllers SMBus 1 and SMBus 2, which can be used to access internal device run time registers or program the internal OTP memory. SMBus 1 is used as the USB to SMBus/I<sup>2</sup>C bridge, and SMBus 2 is used as the slave interface. The device contains two 128 byte buffers to enable simultaneous master/slave operation and to minimize firmware overhead in processed SMBus/I<sup>2</sup>C packets.

The SMBus 1 and SMBus 2 interfaces are assigned to programmable pins (**PROG\_FUNC\_***x*) and therefore the device must be programmed into specific configurations to enable both interfaces. SMBus 1 is available in all **CON-FIG\_STRAP[1:2]** settings. SMBus 2 is available only with specific **CONFIG\_STRAP[1:2]** settings. Refer to Section 3.3.4, "PROG\_FUNC[8:1] Configuration (CONFIG\_STRAP [2:1])" for additional information.

Note: For SMBus/I<sup>2</sup>C timing information, refer to Section 9.6.5, "SMBus Timing" and Section 9.6.6, "I2C Timing"

# 7.3 I<sup>2</sup>S Interface

The USB4715 provides an integrated I<sup>2</sup>S interface to facilitate the connection of digital audio devices. The I<sup>2</sup>S interface conforms to the voltage, power, and timing characteristics/specifications as set forth in the I<sup>2</sup>S-Bus Specification, and consists of the following signals:

I2S\_SDIN: Serial Data InputI2S\_SDOUT: Serial Data Output

• I2S\_SCK: Serial Clock

I2S\_LRCK: Left/Right Clock (SS/FSYNC)

I2S\_MCLK: Master Clock

Each audio connection is half-duplex, so I2S\_SDOUT exists only on the transmit side and I2S\_SDIN exists only on the receive side of the interface. Some codecs refer to the Serial Clock (I2S\_SCK) as Baud/Bit Clock (BCLK). Also, the Left/Right Clock is commonly referred to as LRC or LRCK. The I<sup>2</sup>S and other audio protocols refer to LRC as Word Select (WS).

The following codec is supported by default:

Analog Devices ADAU1961 (24-bit 96KHz)

**Note:** For I<sup>2</sup>S timing information, refer to Section 9.6.7, "I2S Timing".

#### 7.3.1 MODES OF OPERATION

The USB audio class operates in three ways: Asynchronous, Synchronous and Adaptive. There are also multiple operating modes, such as hi-res, streaming, etc.. Typically for USB devices, inputs such as microphones are Asynchronous, and output devices such as speakers are Adaptive. The hardware is set up to handle all three modes of operation. It is recommended that the following configuration be used: Asynchronous IN; Adaptive OUT; 48Khz streaming mode; Two channels: 16 bits per channel.

#### 7.3.1.1 Asynchronous IN 48KHz Streaming

In this mode, the codec sampling clock is set to 48Khz based on the local oscillator. This clock is never changed. The data from the codec is fed into the input FIFO. Since the sampling clock is asynchronous to the host clock, the amount of data captured in every USB frame will vary. This issue is left for the host to handle. The input FIFO has two markers, a low water mark (THRESHOLD\_LOW\_VAL), and a high water mark (THRESHOLD\_HIGH\_VAL). There are three registers to determine how much data to send back in each frame. If the amount of data in the FIFO exceeds the high water mark, then HI\_PKT\_SIZE worth of data is sent. If the data is between the high and low water mark, the normal MID\_P-KT\_SIZE amount of data is sent. If the data is below the low water mark, LO\_PKT\_SIZE worth of data is sent.

#### 7.3.1.2 Adaptive OUT 48KHz Streaming

In this mode, the codec sampling clock is initially set to 48Khz based on the local oscillator. The host data is fed into the OUT FIFO. The host will send the same amount of data on every frame, i.e. 48KHz of data based on the host clock. The codec sampling clock is asynchronous to the host clock. This will cause the amount of data in the OUT FIFO to vary. If the amount of data in the FIFO exceeds the high water mark, then the sampling clock is increased. If the data is between the high and low water mark, the sampling clock does not change. If the data is below the low water mark, the sampling clock is decreased.

#### 7.3.1.3 Synchronous Operation

For synchronous operation, the internal clock must be synchronized with the host SOF. The Frame SOF is nominally 1mS. Since there is significant jitter in the SOFs, there is circuitry provided to measure the SOFs over a long period of time to get a more accurate reading. The calculated host frequency is used to calculate the codec sampling clock.

#### 7.4 UART Interface

The device incorporates a configurable universal asynchronous receiver/transmitter (UART) that is functionally compatible with the NS 16550AF, 16450, 16450 ACE registers and the 16C550A. The UART performs serial-to-parallel conversion on received characters and parallel-to-serial conversion on transmit characters. Two sets of baud rates are provided: 24 Mhz and 16 MHz. When the 24 Mhz source clock is selected, standard baud rates from 50 to 115.2 K are available. When the source clock is 16 MHz, baud rates from 125 K to 1,000 K are available. The character options are programmable for the transmission of data in word lengths of from five to eight, 1 start bit; 1, 1.5 or 2 stop bits; even, odd, sticky or no parity; and prioritized interrupts. The UART contains a programmable baud rate generator that is capable of dividing the input clock or crystal by a number from 1 to 65535. The UART is also capable of supporting the MIDI data rate.

#### 7.4.1 TRANSMIT OPERATION

Transmission is initiated by writing the data to be sent to the TX Holding Register or TX FIFO (if enabled). The data is then transferred to the TX Shift Register together with a start bit and parity and stop bits as determined by settings in the Line Control Register. The bits to be transmitted are then shifted out of the TX Shift Register in the order Start bit, Data bits (LSB first), Parity bit, Stop bit, using the output from the Baud Rate Generator (divided by 16) as the clock.

If enabled, a TX Holding Register Empty interrupt will be generated when the TX Holding Register or the TX FIFO (if enabled) becomes empty.

When FIFOs are enabled (i.e. bit 0 of the FIFO Control Register is set), the UART can store up to 16 bytes of data for transmission at a time. Transmission will continue until the TX FIFO is empty. The FIFO's readiness to accept more data is indicated by interrupt.

#### 7.4.2 RECEIVE OPERATION

Data is sampled into the RX Shift Register using the Receive clock, divided by 16. The Receive clock is provided by the Baud Rate Generator. A filter is used to remove spurious inputs that last for less than two periods of the Receive clock. When the complete word has been clocked into the receiver, the data bits are transferred to the RX Buffer Register or to the RX FIFO (if enabled) to be read by the CPU. (The first bit of the data to be received is placed in bit 0 of this register.) The receiver also checks that the parity bit and stop bits are as specified by the Line Control Register.

If enabled, an RX Data Received interrupt will be generated when the data has been transferred to the RX Buffer Register or, if FIFOs are enabled, when the RX Trigger Level has been reached. Interrupts can also be generated to signal RX FIFO Character Timeout, incorrect parity, a missing stop bit (frame error) or other Line Status errors.

When FIFOs are enabled (i.e. bit 0 of the FIFO Control Register is set), the UART can store up to 16 bytes of received data at a time. Depending on the selected RX Trigger Level, interrupt will go active to indicate that data is available when the RX FIFO contains 1, 4, 8 or 14 bytes of data.

# 8.0 FUNCTIONAL DESCRIPTIONS


This section details various USB4715 functions, including:

- · Downstream Battery Charging
- FlexConnect
- · USB to GPIO Bridging
- · USB to SMBus/I2C Bridging
- · USB to SPI Bridging
- · USB to UART Bridging
- · Link Power Management (LPM)
- Port Power Control
- Resets

## 8.1 Downstream Battery Charging

The device can be configured by an OEM to have any of the downstream ports support battery charging. The hub's role in battery charging is to provide acknowledgment to a device's query as to whether the hub system supports USB battery charging. The hub silicon does not provide any current or power FETs or any additional circuitry to actually charge the device. Those components must be provided externally by the OEM.

FIGURE 8-1: BATTERY CHARGING EXTERNAL POWER SUPPLY



If the OEM provides an external supply capable of supplying current per the battery charging specification, the hub can be configured to indicate the presence of such a supply from the device. This indication, via a handshake on the D+ and D- at the start of the connection with the device, is on a per port basis. For example, the OEM can configure two ports to support battery charging through high current power FETs and leave the other two ports as standard USB ports.

For detailed information on utilizing the USB4715 battery charging feature, refer to the application note "USB Battery Charging with Microchip USB4715 and USB49xx Hubs", which can be found on the Microchip USB4715 product page at www.microchip.com/USB4715.

#### 8.2 FlexConnect

The USB4715 allows any of the 4 FlexConnect capable USB ports to assume the role of USB host at any time during hub operation. This host role exchange feature is called FlexConnect.

This functionality can be used in two primary ways:

- Host Swapping: This functionality can be achieved through a hub wherein a host and device can agree to swap
  the host/device relationship; The host becomes a device, and the device becomes a host.
- 2. **Host Sharing:** A USB ecosystem can be shared between multiple hosts. Note that only 1 host may access to the USB tree at a time.

FlexConnect can be enabled through any of the following three methods:

- SMBus Control: An embedded SMBus master can control the state of the FlexConnect feature through basic write/read operations.
- USB Command: FlexConnect can be initiated via a special USB command directed to the hub's internal Hub

Feature Controller device.

• Direct Pin Control: Any available GPIO pin on the hub can be assigned the role of a FlexConnect control pin.

For detailed information on utilizing the USB4715 FlexConnect feature, refer to the application note "AN2341 - USB4715 FlexConnect Operation", which can be found on the Microchip USB4715 product page at www.microchip.com/USB4715.

# 8.3 USB to GPIO Bridging

The USB to GPIO bridging feature of the USB4715 provides system designers expanded system control and potential BOM reduction. General Purpose Input/Outputs (GPIOs) may be used for any general 3.3V level digital control and input functions.

Commands may be sent from the USB Host to the internal Hub Feature Controller device in the Microchip hub to perform the following functions:

- · Set the direction of the GPIO (input or output)
- · Enable a pull-up resistor
- · Enable a pull-down resistor
- · Read the state
- · Set the state

For detailed information on utilizing the USB4715 USB to GPIO bridging feature, refer to the application note "AN2437 - USB to GPIO Bridging with Microchip USB4715 and USB49xx Hubs", which can be found on the Microchip USB4715 product page at www.microchip.com/USB4715.

# 8.4 USB to SMBus/I<sup>2</sup>C Bridging

The USB to SMBus/I<sup>2</sup>C bridging feature of the USB4715 provides system designers expanded system control and potential BOM reduction. The use of a separate USB to SMBus/I<sup>2</sup>C device is no longer required and a downstream USB port is not lost, as occurs when a standalone USB to SMBus/I<sup>2</sup>C device is implemented.

Commands may be sent from the USB Host to the internal Hub Feature Controller device in the Microchip hub to perform the following functions:

- Configure SMBus/I<sup>2</sup>C Pass-Through Interface
- SMBus/I<sup>2</sup>C Write
- SMBus/I<sup>2</sup>C Read

For detailed information on utilizing the USB4715 USB to SMBus/I<sup>2</sup>C bridging feature, refer to the application note "AN2438 - USB to I<sup>2</sup>C Bridging with Microchip USB4715 and USB49xx Hubs", which can be found on the Microchip USB4715 product page at www.microchip.com/USB4715.

# 8.5 USB to SPI Bridging

The USB to SPI bridging feature of the USB4715 provides system designers expanded system control and potential BOM reduction. The use of a separate USB to SPI device is no longer required and a downstream USB port is not lost, as occurs when a standalone USB to SPI device is implemented.

Commands may be sent from the USB Host to the internal Hub Feature Controller device in the Microchip hub to perform the following functions:

- · Enable SPI Pass-Through Interface
- SPI Write/Read
- · Disable SPI Pass-Through Interface

For detailed information on utilizing the USB4715 USB to SPI bridging feature, refer to the application note "AN2430 - USB to SPI Bridging with Microchip USB4715 and USB49xx Hubs", which can be found on the Microchip USB4715 product page at www.microchip.com/USB4715.

#### 8.6 USB to UART Bridging

The USB to UART bridging feature of the USB4715 provides system designers with expanded system control and potential BOM reduction. When using Microchip's USB hubs, a separate USB to UART device is no longer required and a downstream USB port is not lost, as occurs when a standalone USB to UART device is implemented.

Commands may be sent from the USB Host to the internal Hub Feature Controller device in the Microchip hub to perform the following functions:

- · Enable/Disable UART Interface
- · Set UART Interface Baud Rate
- UART Write
- UART Read

For detailed information on utilizing the USB4715 USB to UART bridging feature, refer to the application note "AN2426 - USB to UART Bridging with Microchip USB4715, USB4916, and USB4927 Hubs", which can be found on the Microchip USB4715 product page at www.microchip.com/USB4715.

## 8.7 Link Power Management (LPM)

The device supports the L0 (On), L1 (Sleep), and L2 (Suspend) link power management states. These supported LPM states offer low transitional latencies in the tens of microseconds versus the much longer latencies of the traditional USB suspend/resume in the tens of milliseconds. The supported LPM states are detailed in Table 8-1.

TABLE 8-1: LPM STATE DEFINITIONS

State	Description	Entry/Exit Time to L0
L2	Suspend	Entry: ~3 ms Exit: ~2 ms (from start of RESUME)
L1	Sleep	Entry: <10 us Exit: <50 us
LO	Fully Enabled (On)	-

#### 8.8 Port Power Control

Port power and over-current sense share the same pin (PRT\_CTLx) for each port. These functions can be controlled directly from the USB hub, or via the processor.

The device can be configured into the following port control modes:

- · Ganged Mode
- · Combined Mode

#### 8.8.1 PORT CONNECTION IN GANGED MODE

In this mode, one pin (PRT\_CTL\_GANG) is used to control port power and over-current sensing.

# 8.8.2 PORT CONNECTION IN COMBINED MODE

#### 8.8.2.1 Port Power Control using USB Power Switch

When operating in combined mode, the device will have one port power control and over-current sense pin for each downstream port. When disabling port power, the driver will actively drive a '0'. To avoid unnecessary power dissipation, the pull-up resistor will be disabled at that time. When port power is enabled, it will disable the output driver and enable the pull-up resistor, making it an open drain output. If there is an over-current situation, the USB Power Switch will assert the open drain OCS signal. The Schmidt trigger input will recognize that as a low. The open drain output does not interfere. The over-current sense filter handles the transient conditions such as low voltage while the device is powering up.





FIGURE 8-2: PORT POWER CONTROL WITH USB POWER SWITCH

# 8.8.2.2 Port Power Control using Poly Fuse

When using the device with a poly fuse, there is no need for an output power control. To maintain consistency, the same circuit will be used. A single port power control and over-current sense for each downstream port is still used from the Hub's perspective. When disabling port power, the driver will actively drive a '0'. This will have no effect as the external diode will isolate pin from the load. When port power is enabled, it will disable the output driver and enable the pull-up resistor. This means that the pull-up resistor is providing 3.3 volts to the anode of the diode. If there is an over-current situation, the poly fuse will open. This will cause the cathode of the diode to go to 0 volts. The anode of the diode will be at 0.7 volts, and the Schmidt trigger input will register this as a low resulting in an over-current detection. The open drain output does not interfere.


FIGURE 8-3: PORT POWER CONTROL USING A POLY FUSE



## 8.8.2.3 Port Power Control with Single Poly Fuse and Multiple Loads

Many customers use a single poly fuse to power all their devices. For the ganged situation, all power control pins must be tied together.

FIGURE 8-4: PORT POWER CONTROL WITH GANGED CONTROL WITH POLY FUSE



#### 8.9 Resets

The device includes the following chip-level reset sources:

- Power-On Reset (POR)
- External Chip Reset (RESET\_N)
- USB Bus Reset

#### 8.9.1 POWER-ON RESET (POR)

A power-on reset occurs whenever power is initially supplied to the device, or if power is removed and reapplied to the device. A timer within the device will assert the internal reset per the specifications listed in Section 9.6.2, "Power-On and Configuration Strap Timing," on page 34.

#### 8.9.2 EXTERNAL CHIP RESET (RESET\_N)

A valid hardware reset is defined as assertion of **RESET\_N**, after all power supplies are within operating range, per the specifications in Section 9.6.3, "Reset and Configuration Strap Timing," on page 35. While reset is asserted, the device (and its associated external circuitry) enters Standby Mode and consumes minimal current.

Assertion of **RESET\_N** causes the following:

- 1. The PHY is disabled and the differential pairs will be in a high-impedance state.
- 2. All transactions immediately terminate; no states are saved.
- 3. All internal registers return to the default state.
- 4. The external crystal oscillator is halted.
- 5. The PLL is halted.

**Note:** All power supplies must have reached the operating levels mandated in Section 9.2, "Operating Conditions\*\*," on page 31, prior to (or coincident with) the assertion of **RESET\_N**.

## 8.9.3 USB BUS RESET

In response to the upstream port signaling a reset to the device, the device performs the following:

- 1. Sets default address to 0.
- 2. Sets configuration to Unconfigured.
- 3. Moves device from suspended to active (if suspended).
- 4. Complies with the USB Specification for behavior after completion of a reset sequence.

The host then configures the device in accordance with the USB Specification.

Note: The device does not propagate the upstream USB reset to downstream devices.

## 9.0 OPERATIONAL CHARACTERISTICS

# 9.1 Absolute Maximum Ratings\*

+3.3 V Supply Voltage (VDDIO33, VDDPLLREF33) (Note 9-1)	0.5 V to +4.6 V
Positive voltage on input signal pins, with respect to ground (Note 9-2)	+4.6 V
Negative voltage on input signal pins, with respect to ground	
Positive voltage on XTALI/CLK_IN, with respect to ground	
Positive voltage on USB DP/DM signal pins, with respect to ground	+6.0 V
Storage Temperature	55°C to +150°C
Junction Temperature	+125°C
Lead Temperature Range	Refer to JEDEC Spec. J-STD-020
HBM ESD Performance	

Note 9-1 When powering this device from laboratory or system power supplies, it is important that the absolute maximum ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists, it is suggested to use a clamp circuit.

Note 9-2 This rating does not apply to the following pins: All USB DM/DP pins, XTAL1/CLK\_IN, and XTALO


# 9.2 Operating Conditions\*\*

+3.3 V Supply Voltage (VDDIO33, VDDPLLREF33)	+3.0 V to +3.6 V
Input Signal Pins Voltage (Note 9-2)	0.3 V to +3.6 V
XTALI/CLK_IN Voltage	0.3 V to +1.5 V
USB 2.0 DP/DM Signal Pins Voltage	0.3 V to +5.5 V
Ambient Operating Temperature in Still Air $(T_A)$	Note 9-3
+3.3 V Supply Voltage Rise Time (T <sub>RT</sub> in Figure 9-1)	400 μs
Note 9-3 0°C to +70°C for commercial version, -40°C to +85°C for ind	ustrial and Grade 3 Automotive versions.

\*\*Proper operation of the device is guaranteed only within the ranges specified in this section.

**Note:** Do not drive input signals without power supplied to the device.

# FIGURE 9-1: POWER SUPPLY RISE TIME MODEL



<sup>\*</sup>Stresses exceeding those listed in this section could cause permanent damage to the device. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at any condition exceeding those indicated in Section 9.2, "Operating Conditions\*\*", Section 9.5, "DC Specifications", or any other applicable section of this specification is not implied.

Note: The rise time for the 3.3V supply can be extended to 100ms max if RESET\_N is actively driven low, typically by another IC, until 1  $\mu$ s after all supplies are within operating range.

# 9.3 Package Thermal Specifications

TABLE 9-1: PACKAGE THERMAL PARAMETERS

Symbol °C/W		Velocity (Meters/s)
	28	0
$\Theta_{JA}$	25	1
$\Theta_{JB}$	15	0
$\Psi_{JT}$	0.2	0
$\Theta_{\sf JC}$	2.4	0

Note: Thermal parameters are measured or estimated for devices in a multi-layer 2S2P PCB per JESDN51.

# 9.4 Power Consumption

This section details the power consumption of the device as measured during various modes of operation. Power dissipation is determined by temperature, supply voltage, and external source/sink requirements.

TABLE 9-2: DEVICE POWER CONSUMPTION

Description	Typical Current (mA)	Maximum Current (mA)	
Reset Current (mA)	0.40	3.60	
Suspend Current (mA)	0.40	3.60	
Idle	56	67	
Active Operation (4 Hi-Speed Devices)	148	167	
Active Operation (1 Hi-Speed, 1 Full-Speed Device)	73	74	
Active Operation (2 Hi-Speed, 2 Full-Speed Devices)	97	98	
Active Operation (2 Hi-Speed, 1 Full-Speed Device)	96	97	
Active Operation (1 Full-Speed Device)	57	58	
Active Operation (4 Full-Speed Devices)	64	65	
Active Operation (1 Hi-Speed Device)	73	74	
Active Operation (2 Hi-Speed Devices)	102	103	
Active Operation (3 Hi-Speed Devices)	122	123	
Active Operation (FlexConnect enabled on 1 port, Hi-Speed data transfer on 4 ports)	149	150	

# 9.5 DC Specifications

TABLE 9-3: I/O DC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Min	Typical	Max	Units	Notes
I Type Input Buffer						
Low Input Level	$V_{IL}$	-0.3		Note 9-4	V	
High Input Level	$V_{IH}$	1.25		VDDIO33+0.3	V	
IS Type Input Buffer						
Low Input Level	$V_{IL}$	-0.3		Note 9-4	V	
High Input Level	$V_{IH}$	1.25		VDDIO33+0.3	V	
Schmitt Trigger Hysteresis (V <sub>IHT</sub> - V <sub>ILT</sub> )	$V_{HYS}$	100	160	240	mV	
O4 Type Output Buffer						
Low Output Level	$V_{OL}$			0.4	V	I <sub>OL</sub> = 4 mA
High Output Level	$V_{OH}$	VDD33-0.4			V	I <sub>OH</sub> = -4 mA
O12 Type Output Buffer						
Low Output Level	$V_{OL}$			0.4	V	I <sub>OL</sub> = 12 mA
High Output Level	$V_{OH}$	VDD33-0.4			V	I <sub>OH</sub> = -12 mA
OD12 Type Output Buffer						
Low Output Level	$V_{OL}$			0.4	V	I <sub>OL</sub> = 12 mA
ICLK Type Input Buffer (XTALI/CLK_IN Input)						Note 9-5
Low Input Level	$V_{IL}$	-0.2		0.35	V	
High Input Level	$V_{IH}$	0.9		1.2	V	
Input Capacitance	C <sub>IN</sub>			2	pF	
I/O-U Type Buffer (See Note 9-6)						Note 9-6

Note 9-4 0.42V for interfaces using open drain with pull-ups to voltages up to 2.1V, 0.34V for interfaces using open drain with pull-ups to voltages greater than 2.1V

Note 9-5 XTALI can optionally be driven from a 25 MHz singled-ended clock oscillator.

Note 9-6 Refer to the *Universal Serial Bus Revision 2.0 Specification* for USB DC electrical characteristics.

#### 9.6 AC Specifications

This section details the various AC timing specifications of the device.

#### 9.6.1 POWER SUPPLY AND RESET\_N SEQUENCE TIMING

Figure 9-2 illustrates the recommended power supply sequencing and timing for the device. **RESET\_N** and/or **VBUS\_DET** should rise after or at the same rate as **VDDIO33/VDDPLLREF33**. **VBUS\_DET** and **RESET\_N** do not have any other timing dependencies.

#### FIGURE 9-2: POWER SUPPLY AND RESET\_N SEQUENCE TIMING




TABLE 9-4: POWER SUPPLY AND RESET\_N SEQUENCE TIMING

S	ymbol	Description	Min	Тур	Max	Units
	t <sub>reset</sub>	VDDIO33/VDDPLLREF33 to RESET_N/VBUS_DET rise time	0			ms

#### 9.6.2 POWER-ON AND CONFIGURATION STRAP TIMING

Figure 9-3 illustrates the configuration strap valid timing requirements in relation to power-on, for applications where **RESET\_N** is not used at power-on. In order for valid configuration strap values to be read at power-on, the following timing requirements must be met. The operational levels (V<sub>opp</sub>) for the external power supplies are detailed in Section 9.2, "Operating Conditions\*\*," on page 31.

#### FIGURE 9-3: POWER-ON CONFIGURATION STRAP VALID TIMING




TABLE 9-5: POWER-ON CONFIGURATION STRAP LATCHING TIMING

Symbol	Description	Min	Тур	Max	Units
t <sub>csh</sub>	Configuration strap hold after external power supplies at opera-	1			ms
	tional levels				

Device configuration straps are also latched as a result of **RESET\_N** assertion. Refer to Section 9.6.3, "Reset and Configuration Strap Timing" for additional details.

#### 9.6.3 RESET AND CONFIGURATION STRAP TIMING

Figure 9-4 illustrates the **RESET\_N** pin timing requirements and its relation to the configuration strap pins. Assertion of **RESET\_N** is not a requirement. However, if used, it must be asserted for the minimum period specified. Refer to Section 8.9, "Resets" for additional information on resets. Refer to Section 3.3, "Configuration Straps and Programmable Functions" for additional information on configuration straps.

#### FIGURE 9-4: RESET N CONFIGURATION STRAP TIMING




TABLE 9-6: RESET\_N CONFIGURATION STRAP TIMING

Symbol	I Description		Тур	Max	Units
t <sub>rstia</sub>	RESET_N input assertion time	5			μS
t <sub>csh</sub>	Configuration strap pins hold after RESET_N deassertion	1			ms

Note: The clock input must be stable prior to RESET\_N deassertion.

Configuration strap latching and output drive timings shown assume that the Power-On reset has finished first otherwise the timings in Section 9.6.2, "Power-On and Configuration Strap Timing" apply.

#### 9.6.4 USB TIMING

All device USB signals conform to the voltage, power, and timing characteristics/specifications as set forth in the *Universal Serial Bus 2.0 Specification*. Please refer to the *Universal Serial Bus Revision 2.0 Specification*, available at http://www.usb.org/developers/docs/usb20\_docs/.

#### 9.6.5 SMBUS TIMING

All device SMBus signals conform to the voltage, power, and timing characteristics/specifications as set forth in the System Management Bus Specification. Please refer to the System Management Bus Specification, Version 1.0, available at http://smbus.org/specs.

#### 9.6.6 I<sup>2</sup>C TIMING

All device  $I^2C$  signals conform to the 400KHz Fast Mode (Fm) voltage, power, and timing characteristics/specifications as set forth in the  $I^2C$ -Bus Specification. Please refer to the  $I^2C$ -Bus Specification, available at http://www.nxp.com/documents/user manual/UM10204.pdf.

#### 9.6.7 I<sup>2</sup>S TIMING

All device  $I^2S$  signals conform to the voltage, power, and timing characteristics/specifications as set forth in the  $\ell^2S$ -Bus Specification. Please refer to the  $\ell^2S$ -Bus Specification, available at http://www.nxp.com/acrobat\_download/various/ I2SBUS.pdf.

#### 9.6.8 SPI/SQI TIMING

This section specifies the SPI/SQI timing requirements for the device.

FIGURE 9-5: SPI/SQI TIMING




TABLE 9-7: SPI/SQI TIMING (30 MHZ OPERATION)

Symbol	Description	Min	Тур	Max	Units
t <sub>fc</sub>	Clock frequency			30	MHz
t <sub>ceh</sub>	Chip enable (SPI_CE_N/SQI_CE_N) high time	100			ns
t <sub>clq</sub>	Clock to input data			13	ns
t <sub>dh</sub>	Input data hold time	0			ns
t <sub>os</sub>	Output setup time	5			ns
t <sub>oh</sub>	Output hold time	5			ns
t <sub>ov</sub>	Clock to output valid	4			ns
t <sub>cel</sub>	Chip enable (SPI_CE_N/SQI_CE_N) low to first clock	12			ns
t <sub>ceh</sub>	Last clock to chip enable (SPI_CE_N/SQI_CE_N) high	12			ns

TABLE 9-8: SPI/SQI TIMING (60 MHZ OPERATION)


Symbol	Description	Min	Тур	Max	Units
t <sub>fc</sub>	Clock frequency			60	MHz
t <sub>ceh</sub>	Chip enable (SPI_CE_N/SQI_CE_N) high time	50			ns
t <sub>clq</sub>	Clock to input data			9	ns
t <sub>dh</sub>	Input data hold time	0			ns
t <sub>os</sub>	Output setup time	5			ns
t <sub>oh</sub>	Output hold time	5			ns
t <sub>ov</sub>	Clock to output valid	4			ns
t <sub>cel</sub>	Chip enable (SPI_CE_N/SQI_CE_N) low to first clock	12			ns
t <sub>ceh</sub>	Last clock to chip enable (SPI_CE_N/SQI_CE_N) high	12			ns

# 9.7 Clock Specifications

The device can accept either a 25MHz crystal or a 25MHz single-ended clock oscillator input. If the single-ended clock oscillator method is implemented, **XTALO** should be left unconnected and **XTALI/CLK\_IN** should be driven with a nominal 0-3.3V clock signal. The input clock duty cycle is 40% minimum, 50% typical and 60% maximum.

It is recommended that a crystal utilizing matching parallel load capacitors be used for the crystal input/output signals (XTALI/XTALO). The following circuit design (Figure 9-6) and specifications (Table 9-9) are required to ensure proper operation.

FIGURE 9-6: 25MHZ CRYSTAL CIRCUIT



#### 9.7.1 CRYSTAL SPECIFICATIONS

It is recommended that a crystal utilizing matching parallel load capacitors be used for the crystal input/output signals (XTALI/XTALO). Refer to Table 9-9 for the recommended crystal specifications.

TABLE 9-9: CRYSTAL SPECIFICATIONS

Parameter	Symbol	Min	Nom	Max	Units	Notes
Crystal Cut			AT, typ	l	I.	
Crystal Oscillation Mode		Fund	damental Mode	9		
Crystal Calibration Mode		Paralle	el Resonant Mo	ode		
Frequency	F <sub>fund</sub>	-	25.000	-	MHz	
Frequency Tolerance @ 25°C	F <sub>tol</sub>	-	-	±50	PPM	
Frequency Stability Over Temp	F <sub>temp</sub>	-	-	±50	PPM	
Frequency Deviation Over Time	F <sub>age</sub>	-	±3 to 5	-	PPM	Note 9-7
Total Allowable PPM Budget		-	-	±100	PPM	
Shunt Capacitance	Co	-	7 typ	-	pF	
Load Capacitance	C <sub>L</sub>	-	20 typ	-	pF	
Drive Level	P <sub>W</sub>	100	-	-	uW	
Equivalent Series Resistance	R <sub>1</sub>	-	-	50	Ω	
Operating Temperature Range		Note 9-8	-	Note 9-9	°C	
XTALI/CLK_IN Pin Capacitance		-	3 typ	-	pF	Note 9-10
XTALO Pin Capacitance		-	3 typ	-	pF	Note 9-10

Note 9-7 Frequency Deviation Over Time is also referred to as Aging.

Note 9-8 0 °C for commercial version, -40 °C for industrial and Grade 3 Automotive.

Note 9-9 +70 °C for commercial version, +85 °C for industrial and Grade 3 Automotive.

Note 9-10 This number includes the pad, the bond wire and the lead frame. PCB capacitance is not included in this value. The XTALI/CLK\_IN pin, XTALO pin and PCB capacitance values are required to accurately calculate the value of the two external load capacitors. These two external load capacitors

determine the accuracy of the 25.000 MHz frequency.

## 9.7.2 EXTERNAL REFERENCE CLOCK (CLK\_IN)


When using an external reference clock, the following input clock specifications are suggested:

- 25 MHz
- 50% duty cycle ±10%, ±100 ppm
- Jitter < 100 ps RMS

## 10.0 PACKAGE INFORMATION

**Note:** Package offerings are currently under review and are subject to change.

48-VQFN (7x7 mm)



**Legend:** *i* Temperature range designator (Blank = commercial, *i* = industrial or

Grade 3 Automotive)

V Automotive (Blank for non-automotive versions)

R Product revision nnn Internal code

e3 Pb-free JEDEC® designator for Matte Tin (Sn)

V Plant of assembly COO Country of origin

YY Year code (last two digits of calendar year)

WW Week code (week of January 1 is week '01')


In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

\* Standard device marking consists of Microchip part number, year code, week code and traceability code. For device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

Note:

#### 10.1 48-VQFN


FIGURE 10-1: 48-VQFN PACKAGE (DRAWING)



# FIGURE 10-1: 48-VQFN PACKAGE (DRAWING) (CONTINUED)

# 48-Lead Very Thin Quad Flat, No Lead Package [Y9X] - 7x7x1.0 mm Body [VQFN] With 5.3x5.3 mm Exposed Pad

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		N	IILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Terminals	N		48	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	А3	0.20 REF		
Overall Length	D	7.00 BSC		
Exposed Pad Length	D2	5.20 5.30 5.40		5.40
Overall Width	E		7.00 BSC	
Exposed Pad Width	E2	5.20	5.30	5.40
Terminal Width	b	0.18	0.25	0.30
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed-Pad	K	0.20	-	-

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-431B [Y9X] Sheet 2 of 2

# FIGURE 10-2: 48-VQFN PACKAGE (LAND PATTERN)

# 48-Lead Very Thin Quad Flat, No Lead Package [Y9X] - 7x7x1.0 mm Body [VQFN] With 5.3x5.3 mm Exposed Pad

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### RECOMMENDED LAND PATTERN

	N	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		0.50 BSC	
Optional Center Pad Width	X2			5.40
Optional Center Pad Length	Y2			5.40
Contact Pad Spacing	C1		7.00	
Contact Pad Spacing	C2		7.00	
Contact Pad Width (X48)	X1			0.30
Contact Pad Length (X48)	Y1			0.80
Contact Pad to Contact Pad (X44)	G1	0.20		
Contact Pad to Center Pad (X48)	G2	0.40		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch	EV		1.20	

#### Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2431A [Y9X]

# APPENDIX A: DATA SHEET REVISION HISTORY

# TABLE A-1: REVISION HISTORY

Revision Level & Date	Section/Figure/Entry	Correction
DS00002514A (09-07-17)	All	Initial Release.

# PRODUCT IDENTIFICATION SYSTEM

 $\underline{\text{To order or obtain information, e.g., on}} \text{ pricing or delivery, refer to the factory or the listed sales office.}$ 

Device: USB4715= 4 Downstream Ports, 1 Upstream Port  Tape and Reel Option: Blank = Standard packaging (tray) T = Tape and Reel (Note 1)  Temperature Range: Blank = 0°C to +70°C (Commercial) I = -40°C to +85°C (Industrial or Grade 3 Automotive))  Package: Y9X = 48-pin VQFN  Automotive Code: Vxx = 3 character code with "V" prefix, specifying automotive product.	•	[X] <sup>(1)</sup> - X / XXX XXX 
Option: T = Tape and Reel (Note 1)  Temperature Range: Blank = 0°C to +70°C (Commercial) I = -40°C to +85°C (Industrial or Grade 3 Automotive))  Package: Y9X = 48-pin VQFN  Automotive Code: Vxx = 3 character code with "V" prefix,	Device:	USB4715= 4 Downstream Ports, 1 Upstream Port
Range: I = -40°C to +85°C (Industrial or Grade 3 Automotive))  Package: Y9X = 48-pin VQFN  Automotive Code: Vxx = 3 character code with "V" prefix,		Blank = Standard packaging (tray) T = Tape and Reel (Note 1)
Automotive Code: Vxx = 3 character code with "V" prefix,		I = -40°C to +85°C (Industrial or Grade 3 Auto-
	Package:	Y9X = 48-pin VQFN
	Automotive Code:	

#### **Examples:**

- a) USB4715/Y9X Tray, commercial 0°C to+70°C, 48-pin VQFN
- b) USB4715-I/Y9X Tray, -40°C to+85°C, 48-pin VQFN
- USB4715T-I/Y9XVxx Tape & reel, -40°C to+85°C, 48-pin VQFN, automotive

Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at <a href="www.microchip.com">www.microchip.com</a>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
  guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

#### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at <a href="www.microchip.com">www.microchip.com</a>. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 9781522419723

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# Worldwide Sales and Service

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY

Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6. The Cateway

Tower 6, The Gateway Harbour City, Kowloon

**Hong Kong** 

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Dongguan** Tel: 86-769-8702-9880

**China - Guangzhou** Tel: 86-20-8755-8029

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-3326-8000 Fax: 86-21-3326-8021

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

#### ASIA/PACIFIC

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

**Japan - Osaka** Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

**Korea - Seoul** Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Kuala Lumpur** Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069

**Singapore** 

Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 Finland - Espoo

Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

France - Saint Cloud Tel: 33-1-30-60-70-00

**Germany - Garching** Tel: 49-8931-9700 **Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana

Tel: 972-9-744-7705 Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest

**Spain - Madrid** Tel: 34-91-708-08-90

Fax: 34-91-708-08-91 **Sweden - Gothenberg** Tel: 46-31-704-60-40

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820