# **HITACHI**

KAOHSIUNG HITACHI ELECTRONICS CO.,LTD P.O. BOX 26-27 2,13TH EAST ST. K.E.P.Z. KAOHSIUNG TAIWAN R.O.C. TEL:(07) 821-5811 (7 LINE) FAX:(07) 821-5815

FOR MESSRS:	DATE: Nov.25,2011
I OK MEGGING.	D/ (1 L . 1404.25,2011

## CUSTOMER'S ACCEPTANCE SPECIFICATIONS

# TX14D12VM1CPC

## CONTENTS

	<del></del>	<del></del>	
No.	ITEM	SHEET No.	PAGE
1	COVER	7B64PS 2701-TX14D12VM1CPC-5	1-1/1
2	RECORD OF REVISION	7B64PS 2702-TX14D12VM1CPC-5	2-1/2~2/2
3	GENERAL DATA	7B64PS 2703-TX14D12VM1CPC-5	3-1/1
4	ABSOLUTE MAXIMUM RATINGS	7B64PS 2704-TX14D12VM1CPC-5	4-1/2~2/2
5	ELECTRICAL CHARACTERISTICS	7B64PS 2705-TX14D12VM1CPC-5	5-1/3~3/3
6	OPTICAL CHARACTERISTICS	7B64PS 2706-TX14D12VM1CPC-5	6-1/3~3/3
7	BLOCK DIAGRAM	7B64PS 2707-TX14D12VM1CPC-5	7-1/1
8	INTERFACE TIMING CHART	7B64PS 2708-TX14D12VM1CPC-5	8-1/6~6/6
9	DIMENSIONAL OUTLINE	7B63PS 2709-TX14D12VM1CPC-5	9-1/1
10	APPEARANCE STANDARD	7B64PS 2710-TX14D12VM1CPC-5	10-1/5~5/5
11	PRECAUTION IN DESIGN	7B64PS 2711-TX14D12VM1CPC-5	11-1/3~3/3
12	DESIGNATION OF LOT MARK	7B64PS 2712-TX14D12VM1CPC-5	12-1/1
13	PRECAUTION FOR USE	7B64PS 2713-TX14D12VM1CPC-5	13-1/1

\*When product will be discontinued, customer will be informed by HITACHI with twelve months prior to discontinuation.

ELECTRONICS CO.,LTD.

No.

ACCEPTED BY;		PROPOSED BY;	LL	<u>e</u>
KAOHSIUNG HITACHI	Sh.	7B64PS 2701-TX14D12VM1CPC-5	PAGE	1-1/1

# RECORD OF REVISION

DATE	SHEET No.			SUMMARY		
/lay.13,'08	7B64PS 2705-		MECHANICAL CHA	RACTERISTICS		
	TX14D12VM1CPC-2	Chang	ed :			_
	PAGE 5-1/3		ITEM	SPECIFICATION	NOTE	
			Pen Input Pressure	20gf ~ 80gf	R0.8, Polyacetal Pen	
			Finger	20gf ~ 80gf	R8.0, Silicon Rubber	
				$\downarrow$		_
			ITEM	SPECIFICATION	NOTE	
			Pen Input Pressure	1.2N max.	R0.8, Polyacetal Per	1
			Finger	1.2N max.	R8, Silicon Rubber	
	7B64PS 2708- TX14D12VM1CPC-2		ΓERNAL PIN CONN ed:	ECTION		_
	PAGE 8-6/6	CN1 J	AE : FA5B040HF1R30	000(Sn plating) → F	A5B040HP1R3000(Au	plating
			ENSIONAL OUTLINE			
	TX14D12VM1CPC-2 PAGE 9-1/1		lot label size and posi	ition is changed.		
	7B64PS 2712-		OT MARK			
	TX14D12VM1CPC-2 PAGE 12-1/1	Chang	ed:5 digits for pro	duction number		
			6 digits for pro-	duction number		
		12.4 L Chang	OCATION OF LOT ed:	MARK		
		<u>I</u>	ot No. & HITACH TX14B12VW 4113303 No. & WEEK NO. MORE STATE OF TAXABLE PROPERTY OF	11CPC ZA CAUTION HIGH VOLTAGE	(82)	
			TX14D12VM1CPC-8041T. (5D)-HITACHL MADI	REV: 123456. E-IN-TAIWAN.		
		Added	: 12.5 REVISION(Re	v.) CONTROL		
		Rev A	CN1 JAE : FA5	B040HF1R3000		
	IG HITACHI NICS CO.,LTD.	TE No	v.25,'11 Sh. 7B64F	PS 2702-TX14D1	2VM1CPC-5 PAGE	2-1/2

# RECORD OF REVISION

DATE	SHEET No.	SUMMARY						
Sep.05,'08	7B64PS 2704- TX14D12VM1CPC-3	4.2 ENVIRONME Changed:	ENTAL /	ABSOLI			RATING	S
	PAGE 4-2/2	ITEM	OPERA MIN.	ATING MAX.	STOR MIN.	RAGE MAX.		
		Temperature	(-20)	(70)	(-30)	(80)		
		ITEM	OPERA MIN.	ATING MAX.	STOR MIN.	RAGE MAX.		
		Temperature	-20	70	-30	80		
	7B64PS 2706- TX14D12VM1CPC-3 PAGE 6-1/3	6.1 OPTICAL Cl Changed : Respo						
	7B64PS 2706- TX14D12VM1CPC-3 PAGE 6-3/3	TYP. 280 → 320						HT ON)
Nov.12,'10	7B64PS 2710- TX14D12VM1CPC-4 PAGE 10-5/5	10.3 APPEARANCE SPECIFICATION Changed: Blistering Puffiness 0.4mm max. → 0.6mm max.  6. OPTICAL CHARACTERISTICS						
Nov.25,'11	7B64PS 2706- TX14D12VM1CPC-5	Revised:				·	Т	T
	PAGE 6-1/3	Color Chromaticity	Gree		ymbol X	Min. 0.34	0.39	0.44
		Item		S	ymbol	Min.	Тур.	Max.
		Color Chromaticity	Gree		X	0.27	0.32	0.37
	G HITACHI IICS CO.,LTD.	   Nov.25,'11   Sh	7R64F	PS 2702	2-TX14E	)12VM10	PC-5 P	AGE 2-2

#### 3.GENERAL DATA

The specifications are applied to the following TFT-LCD Module with Back-light unit.

(1) Part Name TX14D12VM1CPC

(2) Module Dimensions 131.0(W)mm x 102.2(H)mm x 12.4(D)mm typ.

(3) LCD Active Area 115.2(W)mm x 86.4(H)mm

(4) Dot Pitch 0.12(W)mm x 3(R,G,B)(W) x 0.36(H)mm

(5) Resolution 320x3(R,G,B))(W)x240(H) dots

(6) Color Pixel Arrangement R,G,B Vertical stripe

(7) LCD Type Transmissive Color TFT LCD (Normally White)

(8) Display Type Active Matrix

(9) Number of Colors 262k Colors (R,G,B 6bit digital each)

(10) Backlight Light Emitting Diode (LED)x21

(11) Weight 200g typ.

(12) Interface 40pin (C-MOS)

(13) Power Supply Voltage 3.3V only (Include Timing Controller and Power Unit)

6 O'clock (without image inversion and least brightness change)

(14) Viewing Direction 12 O'clock (contrast peak located at)

Resistance type

(15) Touch Panel The surface is antiglare type

## 4. ABSOLUTE MAXIMUM RATINGS

# 4.1 ELECTRICAL ABSOLUTE MAXIMUM RATINGS

VSS=0V

ITEM	SYMBOL	MIN.	MAX.	UNIT	COMMENT
Power Supply for Logic	VDD	-0.3	4.0	V	
Input Voltage	VI	-0.3	VDD+0.3		(Note 1)
Input Current	li	0	1	Α	
Static Electricity	VESD0	-	±100	V	(Note 2,3)
	VESD1	-	±8	kV	(Note 2,4)

Note 1 : DTMG,DCLK,RD0~RD5,GD0~GD5,BD0~BD5.

Note 2 :  $200pF-250\Omega$  25°C - 70%RH Note 3 : Interface Pin Connector.

Note 4: The surface of metal bezel and LCD panel.

KAOHSIUNG HITACHI	DATE	Nov 25 '44	Sh.	7D64D6 2704 TV14D12VM1CDC 5 DACE	4-1/2
ELECTRONICS CO.,LTD.	DATE	Nov.25,'11	No.	7B64PS 2704-TX14D12VM1CPC-5 PAGE	4-1/2

#### 4.2 ENVIRONMENTAL ABSOLUTE MAXIMUM RATINGS

ITEM	OPERATING		STORAGE		COMMENT	
	MIN.	MAX.	MIN.	MAX.	COMMENT	
Temperature	-20	70	-30	80	(Note 2,3,6,7,8,10)	
Humidity	(Not	e 1)	(No	te 1)	Without condensation	
Vibration	-	4.9m/s <sup>2</sup> (0.5G)	-	19.6m/s <sup>2</sup> (2G) (Note 5)	(Note 4)	
Shock	-	29.4m/s <sup>2</sup> (3G)	1	490m/s <sup>2</sup> (50G) (Note 5)	XYZ directions (Note 9)	
Corrosive Gas	Not Acc	ceptable	Not Acceptable			
Operating Life (Note 12)	40,000 h (Note 11)		-		At 25℃ , I <sub>LED</sub> =84mA	

Note 1 : Ta≤40°C :85%RH max.

Ta>40°C :Absolute humidity must be lower than the humidity of 85%RH at 40°C.

Note 2 : For storage condition Ta at -30°C < 48h , at 80°C < 100h. For operating condition Ta at -20°C < 100h , at 70°C < 100h.

Note 3: Background color changes slightly depending on ambient temperature. This phenomenon is reversible.

Note 4 : 5Hz~100Hz(Except resonance frequency)

Note 5: This LCM will resume normal operation after finishing the test.

Note 6: The response time will be slower at low temperature.

Note 7 : Only operation is guarantied at operating temperature. Contrast, response time, another display quality are evaluated at  $+25^{\circ}$ C.

Note 8 : If LED is drived by high current. The life time of LED will be note11 reduced.

Also high temperature and humidity.

Note 9: Pulse Width: 10ms

Note 10: This is panel surface temperature, not ambient temperature.

Note 11: When brightness reached 50% of initial brightness.

Note 12: Life time is estimated data.

## 5. ELECTRICAL CHARACTERISTICS

## 5.1 ELECTRICAL CHARACTERISTICS OF LCD

Ta=25°C,VSS=0V

ITEM	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Power Supply Voltage	VDD	-	3.0	3.3	3.6	V
Input Voltage for Logic	VI	"H" level	2.0	-	VDD	V
(Note 1)	VI	"L" level	VSS	-	8.0	V
Power Supply Current (Note 2)	IDD	VDD-VSS=3.3V	1	65	-	mA
Vsync Frequency	fV	-	-	60	68	Hz
House Frequency	fH for VGA display mode		25.3	29.5	36.1	kHz
Hsync Frequency	fH for QVGA display mode	-	13.1	15.2	17.7	
DCLK Fraguency	fCLK for VGA display mode		17.2	20.9	26.7	MHz
DCLK Frequency	fCLK for QVGA display mode	-	4.85	5.85	7.0	IVI⊓∠

Note 1: DTMG,DCLK, RD0~RD5,GD0~GD5,BD0~BD5.

Note 2 : f V=60Hz,Ta=25°C, Pattern used as display pattern : All Black.

Note 3: Need to make sure of flickering and rippling of display when setting

the frame frequency in your set.

## 5.2 ELECTRICAL CHARACTERISTICS OF TOUCH PANEL

#### 5.2.1 OPERATING CONDITION

ITEM	SPECIFICATION	NOTE
Operating Voltage	5VDC	7VDC max.
Operating Current	20mA max.	

#### 5.2.2 ELECTRICAL CHARACTERISTICS

ITEM		SPECIFICATION	NOTE		
Resistance	XT-XB	<b>210~880</b> Ω			
Between Terminal	YR-YL	<b>230~650</b> Ω			
Insulation Resistance	X-Y	<b>20M</b> $\Omega$ min.	At 25V DC		
Lincarity	X	±1.5% max.	(Note 1)		
Linearity	Υ	±1.5% max.	(Note 1)		
Chattering		10ms max.			

## 5.2.3 MECHANICAL CHARACTERISTICS

ITEM	SPECIFICATION	NOTE
Pen Input Pressure	1.2N max.	R0.8, Polyacetal Pen
Finger	1.2N max.	R8, Silicon Rubber
Surface Hardness	2H min.	JIS K 5400

## 5.2.4 OPTICAL CHARASTERISTICS


ITEM	SPECIFICATION	NOTE
Transmittance	80% min.	

				· · · · · · · · · · · · · · · · · · ·		
KAOHSIUNG HITACHI		;	Sh.			
ELECTRONICS CO.,LTD.	DATE	Nov.25,'11 	No.	7B64PS 2705-TX14D12VM1CPC-5 PA	ЭE	5-1/3

Note 1: Operating Voltage 5V DC.

Note 2: Test Condition.

(a) X axis linearity testing method , 100g , VYR-VYL=5V , VOUT=VXT.




(b) Y axis linearity testing method, VXT-VXB=5V, VOUT=VYR.

## Note 3: Calculation

(a) Y axis linearity

Linearity= 
$$\frac{\triangle E \text{ max.}}{EA - EH} \times 100(\%)$$




KAOHSIUNG HITACHI			Sh.			
ELECTRONICS CO.,LTD.	DATE	Nov.25,'11	No.	7B64PS 2705-TX14D12VM1CPC-5	PAGE	5-2/3

## 5.3 ELECTRICAL CHARACTERISTICS OF LED BACKLIGHT

Ta=25°C (Backlight on)

ITEM	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT	REMARKS
LED Input Voltage (Note 1)	VLED	ı	11.5	12	12.5	V	BL Unit
LED Forward Current (Note 1)	ILED	ı	ı	84	91	mA	BL Unit
LED Reverse Current	IR	VR = 4V	-	-	50	μΑ	LED / Part

Note 1: LED circuit



KAOHSIUNG HITACHI		Nov 25 111	Sh.	7D64DC 2705 TV14D12\/M1CDC 5	DACE	E 2/2	
ELECTRONICS CO.,LTD.	DATE	NOV.25, 11	No.	7B64PS 2705-TX14D12VM1CPC-5	PAGE	5-3/3	

## 6. OPTICAL CHARACTERISTICS

## 6.1 OPTICAL CHARACTERISTICS OF LCD

Ta=25°C (Backlight on)

ITEM		SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT	NOTE
		$\theta \mathbf{x}$	$\phi$ =0 $^{\circ}$ ,K $\geq$ 5.0	60	70	-	deg	1~5
Viousing Aroo	)		$\phi$ =180°, K $\geq$ 5.0	60	70	-	deg	1~5
Viewing Area		$\theta$ y	<i>φ</i> =90°,K≥5.0	70	80	-	deg	1~5
		$\theta$ y	$\phi$ =270°, K $\geq$ 5.0	60	70	-	deg	1~5
Contrast Ratio		K	$\phi = 0^{\circ}, \theta = 0^{\circ}$	120	350	-	1	5
Response Time (rise+fall)		tr+tf	$\phi$ =0°, $\theta$ =0°	-	30	-	ms	6
Color Tone	Dod	х		0.57	0.62	0.67	-	
(Primary Color)	Red	у		0.31	0.36	0.41	-	
	Croon	х		0.27	0.32	0.37	-	
	Green	у	4 0° 0 0°	0.52	0.57	0.62	-	
	Dlug	х	$\phi = 0^{\circ}$ , $\theta = 0^{\circ}$	0.10	0.15	0.20	-	
	Blue	у		0.03	0.08	0.13	-	
	\\/hito	х		0.31	0.36	0.41	-	
	White	У		0.30	0.35	0.40	-	

Note 1 : Driving Condition


Display Pattern : White Raster

I<sub>LED</sub> Current : 84mA

(Measurement condition: HITACHI standard)

(Note 3~6): See next page.


Note 2 : Measurement Condition (Transmitance)




KAOHSIUNG HITACHI	D 4 T E	NI- 05 144	Sh.	7D04D0 0700 TV44D40V4440D0 5 DAGE	0.4/2
ELECTRONICS CO.,LTD.	DATE	Nov.25,'11	No.	7B64PS 2706-TX14D12VM1CPC-5 PAGE	6-1/3


Note 3 : Definition of  $\theta$  and  $\phi$  (Normal)

Viewing direction



Note 4: Definition of Viewing angle \$1 and \$2\$






Contrast ratio "K" vs Viewing angle " $\phi$ "

Note 5: Definition of contrast "K"

$$K = \frac{\text{White Brightness}}{\text{Black Brightness}}$$

Note 6: Definition optical response time



KAOHSIUNG HITACHI		N. 05 144	Sh.	7D04D0 0700 TV44D40V0440D0 5	DA 0E	0.00
ELECTRONICS CO.,LTD.	DATE	Nov.25,11	No.	7B64PS 2706-TX14D12VM1CPC-5	PAGE	6-2/3

## 6.2 OPTICAL CHARACTERISTICS OF LCD (BACKLIGHT ON)

ITEM	MIN.	TYP.	MAX.	UNIT	NOTE
Brightness	200	320	ı	cd/m <sup>2</sup>	I <sub>LED</sub> =84mA (Note 1)
Brightness Uniformity	-	-	±25	%	Under mentioned (Note 1,2,3)

(Measurement condition: HITACHI standard)

LED:0h operation, Ta=25°C


Display data should be set to all "ON".

Note 1: Measurement after 10 minutes from LED operating.

Active area center.


Note 2: Brightness control: 100%.

Note 3: Measurement of the following 9 places on the display.



Note 4: Definition of the brightness tolerance.


KAOHSIUNG HITACHI	DATE	Nov 25 '11	Sh.	7B64PS 2706-TX14D12VM1CPC-5	DAGE	6 2/2
ELECTRONICS CO.,LTD.	DATE	Nov.25,'11	No.	7864PS 2706-1X14D12VM1CPC-5	PAGE	0-3/3



## 8.INTERFACE TIMING

# 8.1 Timing Chart

(Data is latched negative edge trigger of DCLK)



Note 1: DTMG is definition of the above timing for Hsync and Vsync.

Note 2: No matter when Hsync and Vsync is inputted ,this LCM can be drove only DTMG Signal. DTMG should be set to low level when it is not input valid data.

KAOHSIUNG HITACHI		Nov.25,'11	Sh.	7D64D0	2708-TX14D12VM1CPC-5	DAGE	9 1/6
ELECTRONICS CO.,LTD.	DATE	1100.25, 11	No.	700473	2700-1X14D12VW1CPC-3	FAGE	6- 170

## 8.2.1 INTERFACE TIMING FOR QVGA DISPLAY MODE

	ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT	REMARKS
DCLK	Cycle time	t <sub>CLK</sub>	60	171	206		
	Low level Width	t <sub>WCL</sub>	12	ı	i		
	High level Width	t <sub>WCH</sub>	12	1	1	ns	
	Rise time	$t_{rCLK}$	ı	ı	20		
	Fall time	t <sub>fCLK</sub>	ı	ı	20		
	Duty	D	0.45	0.5	0.55	-	D= t <sub>CLKL</sub> / t <sub>CLK</sub>
Hsync	Set up time	t <sub>SH</sub>	5	ı	ı	no	for DCLK
	Hold time	t <sub>HH</sub>	10	ı	ı	ns	IOI DCLK
	Cycle	t <sub>HP</sub>	358	385	453	<b>t</b> clk	
	Valid width	t <sub>WH</sub>	4	5	-	ICLK	
	Rise/Fall time	$t_{Hr}, t_{Hf}$	ı	ı	30	ns	
Vsync	Set up	t <sub>SV</sub>	0	-	-	tour	for Hoyne
	Hold	t <sub>HV</sub>	2	ı	ı	<b>t</b> clk	for Hsync
	Cycle	t <sub>VP</sub>	247	253	535	tur	
	Valid width	t <sub>WV</sub>	2	2	ı	<b>t</b> HP	
	Rise/Fall time	$t_{Vr}, t_{Vf}$	ı	ı	50	ns	
DTMG	Set up time	t <sub>SI</sub>	5	ı	-	no	for DCLK
	Hold time	t <sub>HI</sub>	10	-	-	ns	IOI DCLK
	Rise/Fall time	$t_{lr},t_{lf}$	ı	ı	30	ns	
	Horizontal back porch	t <sub>HBP</sub>	24	35	99	tour	
	Horizontal front porch	t <sub>HFP</sub>	8	30	62	<b>t</b> clk	
	Vertical back porch	t <sub>VBP</sub>	7	9	197	<b>t</b> HP	
	Vertical front porch	t <sub>VFP</sub>	2	4	97	LHP	
Data	Set up time	t <sub>SD</sub>	5	1	-	ne	for DCLK
	Hold time	t <sub>HD</sub>	10	-	-	ns	IOI DOLK
	Rise/Fall time	$t_{Dr}, t_{Df}$	-	-	20	ns	

Note: Vsync Cycle should be set to odd.

KAOHSIUNG HITACHI		Nov.25,'11	Sh.	7B64PS 2708-TX14D12VM1CPC-5 P	2465	9 2/6
ELECTRONICS CO.,LTD.	DATE	1100.23, 11	No.	7B04F3 2700-1X14D12VW1CFC-5 F	AGE	0-2/0


## 8.2.2 INTERFACE TIMING FOR VGA DISPLAY MODE

	ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT	REMARKS
DCLK	Cycle time	t <sub>CLK</sub>	37.4	47.8	58.1		
	Low level Width	t <sub>WCL</sub>	15	-	-		
	High level Width	t <sub>WCH</sub>	15	-	-	ns	
	Rise time	t <sub>rCLK</sub>	-	-	25		
	Fall time	t <sub>fCLK</sub>	-	-	25		
	Duty	D	0.45	0.5	0.55	-	D= t <sub>CLKL</sub> / t <sub>CLK</sub>
Hsync	Set up time	t <sub>SH</sub>	5	-	-	ne	for DCLK
	Hold time	t <sub>HH</sub>	10	-	-	ns	IOI DOLK
	Cycle	t <sub>HP</sub>	679	709	739	tclk	
	Valid width	t <sub>WH</sub>	4	5	5	ICLK	
	Rise/Fall time	$t_{Hr}, t_{Hf}$	-	-	30	ns	
Vsync	Set up	t <sub>SV</sub>	0	-	-	tclk	for Hsync
	Hold	t <sub>HV</sub>	2	-	-	ICLK	ioi risyric
	Cycle	t <sub>VP</sub>	485	491	533	<b>t</b> HP	
	Valid width	t <sub>WV</sub>	2	2	2	LHP	
	Rise/Fall time	$t_{Vr}, t_{Vf}$	ı	-	50	ns	
DTMG	Set up time	t <sub>SI</sub>	5	-	-	ns	for DCLK
	Hold time	t <sub>HI</sub>	10	-	-	115	IOI DOLK
	Rise/Fall time	$t_{lr},t_{lf}$	ı	-	30	ns	
	Horizontal back porch	t <sub>HBP</sub>	24	37	50	tclk	
	Horizontal front porch	t <sub>HFP</sub>	15	32	49	ICLK	
	Vertical back porch	t <sub>VBP</sub>	4	7	28	<b>t</b> HP	
	Vertical front porch	t <sub>VFP</sub>	1	4	25	LHP	
Data	Set up time	t <sub>SD</sub>	5	-	-	ns	for DCLK
	Hold time	t <sub>HD</sub>	10	-	-	113	IOI DOLK
	Rise/Fall time	$t_{Dr}, t_{Df}$	-	-	25	ns	

Note: Vsync Cycle should be set to odd.

KAOHSIUNG HITACHI	DATE	Nov.25,'11	Sh.	7B64PS 2708-TX14D12VM1CPC-5 PAG	;F	8-3/6
ELECTRONICS CO.,LTD.	DAIL	1404.20, 11	No.	7B041 3 2700-1X14B12VW1CI C-3 1 7K	,_	0 0/0

## 8.3 POWER ON/OFF SEQUENCE



Note 1 :  $0V \le VI(t) \le VDD(t)$ 

VI(t) and VDD(t) is a surfeit of condition for power on/off.

Note 2 : Input Voltage(Signal) should not be set high impedance when power on.

## 8.4 RELATIONSHIP BETWEEN DISPLAYED COLOR AND INPUT DATA

	COLOR & GRAY								DA	TA S	SIGN	IAL							
	SCALE	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	В5	B4	В3	B2	В1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(61)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	:	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •		• •	• •	• •	•	•	:
		• •	• •	• •	• •	• •	:	• •	• •	• •	• •	• •		• •	• •	•	:	:	:
	Red(1)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(61)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(1)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •		• •	• •	•	•	•	:
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

KAOHSIUNG HITACHI		   Nov.25,'11	Sh. 786489	2708-TX14D12VM1CPC-5	DAGE	8-5/6
ELECTRONICS CO.,LTD.	DATE	NUV.25, 11	lo. 7604F3	2700-1X14D12VW1CFC-3	FAGL	0-3/0

## 8.5 INTERNAL PIN CONNECTION


 $CN1\ \ JAE: FA5B040HP1R3000(Au\ plating)\ (Suitable\ \ FPC: t0.3\pm0.03mm\ \ ,\ 0.5\pm0.03mm\ \ pitch)$ 

PIN No.	SIGNAL	FUNCTION
1	VDD	
2	VDD	Dawar Cumhu fan Lania
3	VDD	Power Supply for Logic
4	VDD	
5	NC	No Connection
6	DTMG	Timing Signal for Data
7	VSS	GND
8	DCLK	Dot Clock
9	VSS	GND
10	V/Q	Selection Signal for VGA or QVGA ("H" = VGA, "L" or "NC" = QVGA)
11	VSS	GND
12	B5	
13	B4	Blue Data
14	B3	
15	VSS	GND
16	B2	
17	B1	Blue Data
18	B0	
19	VSS	GND
20	G5	
21	G4	Green Data
22	G3	
23	VSS	GND
24	G2	
25	G1	Green Data
26	G0	
27	VSS	GND
28	R5	
29	R4	Red Data
30	R3	
31	VSS	GND
32	R2	
33	R1	Red Data
34	R0	
35	TEST	(Note 1)
36	VSS	GND
37	XT	Analog Signal From Digitizer TOP
38	YL	Analog Signal From Digitizer LEFT
39	XB	Analog Signal From Digitizer BOTTOM
40	YR	Analog Signal From Digitizer RIGHT

Note 1 : Keep open electrically , HITACHI test only. CN2 JST Housing : BHR-03VS-1

PIN No.	SIGNAL	LEVEL	FUNCTION
1	$V_{LED}$ +	-	Power Supply for LED
2	NC	-	No connection
3	GND	-	GND for LED(OV)

KAOHSIUNG HITACHI	D 4 T F	Nov. 05 344	Sh.	7D04D0 0700 TV44D40V4440D0 5 DACE	0.6/6
ELECTRONICS CO.,LTD.	DATE		No.	7B64PS 2708-TX14D12VM1CPC-5 PAGE	8-6/6



## 10. APPEARANCE STANDARD


## 10.1 APPEARANCE INSPECTION CONDITION

Visual inspection should be done under the following condition.


- (1) The inspection should be done in a dark room. (about 1000(lx),500(lx)min. and non-directive)
- (2) The distance between eyes of an inspector and the LCD module is 30cm.
- (3) The viewing zone is shown the figure.

The  $\theta$  is defined as  $\theta \leq 45^{\circ}$  for LCM power off

 $\theta \leq 5^{\circ}$  for LCM power on



## 10.2 DEFINITION OF ZONE



KAOHSIUNG HITACHI	DATE	Nov.25,'11	Sh.	7B64PS 2710-TX14D12VM1CPC-5 PAGE	10 1/5
ELECTRONICS CO.,LTD.	DATE	NOV.25, 11	No.	7864PS 2710-1X14D12VM1CPC-5 PAGE	10-1/5

## 10.3 APPEARANCE SPECIFICATION

## (1)LCD Appearance

\*) If the problem related to this section occurs about this item, the responsible persons of both party (Customer and HITACHI) will discuss the matter in detail.

No.	ITEM		CRITE	RIA		APPLIED ZONE	
	Scratches	Length L(mm)	Width W(mm)	Maximum number	Minimum space		
		1	W<0.00	acceptable		A,B	
		Ignored	W≦0.02	Ignored	-	_	
		L≦40 L≦20	0.02 <w≦0.04 W≦0.04</w≦0.04 	10	-	-	
	Dont	1		10	-		
	Dent		one is acceptable	ard)		Α	
	Wrinkles in Polarizer	Same as above	y HITACHI standa	aiu)		A	
	Bubbles		e diameter	Maximum	numher		
	Dabbics		mm)	accep			
			 ≦0.3	Igno		A	
		0.3 < D ≤		1:		<b>∃</b>	
		0.5 <d< td=""><td></td><td>3</td><td></td><td></td></d<>		3			
	Stains		Filamentous (				
	Foreign	Length	Width	<u> </u>	um number		
	Materials	L(mm)	W(mm)	ace	ceptable	A,B	
		L≦2.0	W≦C	).03 Iç	Ignored		
L	Dark Spot	L≦3.0	0.03 <w≦0< td=""><td>0.05</td><td>10</td><td></td></w≦0<>	0.05	10		
		L≦2.5	0.05 <w≦0< td=""><td>.1</td><td>1</td><td></td></w≦0<>	.1	1		
С			Round(Do	t shape)			
		Average diame	ter Maximum nui	mber Minim	num Space		
D		D(mm)	acceptabl	e			
		D<0.2	Ignored		-		
		0.2≦D<0.3	10	1	l0 mm	A,B	
		0.3≦D<0.4	5	3	30 mm		
		0.4≦D	none		-		
		The total number	ber Filan	nentous + Roun	d=10		
			ut easily are accep				
	Color Tone	<u> </u>	by HITACHI STA	ANDARD		Α	
	Color Uniformity	Same as above	ve	<u> </u>		Α	
	Dot Defect				aximum		
					umber		
		Co a della con a da	4 4 4	aco	ceptable		
		Sparkle mode	1 dot	2) (f))	4		
			2 dots (Note.(	o)-(I))	<u>1</u> 5	A	
		Black mode	Total 1 dot		5 5	$\dashv$	
		DIACK ITIOUE	2 dots (Note.(	3)_(f))	2	$\dashv$	
			Z dots (Note.(	3)-(1))	5	$\dashv$	
			-				
<u>l</u>		l	Total	1	10	1	

KAOHSIUNG HITACHI		Nov 25 '44	Sh.	7DC4DC 9740 TV44D49\/M4CDC 5	DACE	10.2/5
ELECTRONICS CO.,LTD.	DATE	Nov.25,'11	No.	7B64PS 2710-TX14D12VM1CPC-5	PAGE	10-2/5

# (2) LED BACKLIGHT APPEARANCE

No.	ITEM		CRITERIA							
Dark Spots White Spots	Dark Spots White Spots	Average diam D(mm)	eter	Maximum number acceptab						
E	Foreign Materials	D≦0.4			ignored	A				
D	(Spot)	0.4 <d< td=""><td></td><td></td><td>none</td><td></td></d<>			none					
В	Foreign Materials (Line)	Width W(mm)		ngth nm)	Maximum number acceptable					
Α		W≦0.2	L≦	2.5	1	Α				
С		VV <u>≦</u> 0.2	2.5 <l< td=""><td>None</td><td></td></l<>		None					
K		0.2 <w< td=""><td></td><td>-</td><td>none</td><td colspan="2"></td></w<>		-	none					
L	Scratches	Width	Ler	igth	Maximum number					
I		W(mm)	L(n	nm)	acceptable					
G		W≦0.1		-	ignored	_				
	Н	0.1 <w≦0.2< td=""><td>L≦</td><td>11.0</td><td>1</td><td>A</td></w≦0.2<>	L≦	11.0	1	A				
Т		U. 1 < VV <u>≥</u> U.Z	11.0	) <l< td=""><td>None</td><td colspan="2"></td></l<>	None					
		0.2 <w< td=""><td></td><td>•</td><td>none</td><td></td></w<>		•	none					

KAOHSIUNG HITACHI	DATE	Nov 25 '44	Sh.	7DC4DC 2740 TV44D42\/M4CDC 5	DVCE	10.2/5
ELECTRONICS CO.,LTD.	DATE	Nov.25,'11	No.	7B64PS 2710-TX14D12VM1CPC-5	PAGE	10-3/5

## (3)Touch panel appearance

Visual inspection should be done under the following condition.

- \*) The inspection should be done in a dark room. (about 1000(lx),500(lx)min. and non-directive)
- \*) The distance between eyes of an inspector and the LCD module is 30 cm.

\*) The viewing angle ≤ 60°.


No.	ITEM	CRITERIA					
	Scratches	Width W(mm)	Length L(mm)		Maximum number acceptable	ZONE	
		W>0.1	L≧	10	None	A,B	
		0.10≧W>0.05	L<	10	4 pcs max.	,	
		0.05≧W	L<	(10	Ignored		
	Foreign	Fil	amentous	(Line sha	pe)		
Т	Materials	Width		gth	Maximum number		
0		W(mm)	L(n	nm)	acceptable	, D	
U		W>0.10	-		Dust (circular)	A,B	
C		0.10≧W>0.05	3 <l< td=""><td>None</td></l<>		None		
П		0.05≧W	L≦3		Ignored		
Р							
Α		Average diam	eter	Maximum number		A,B	
Ν		D(mm)		acceptable		A,D	
Е		D>0.35			None		
L		0.35≧D>0.3	25		6 psc max.	В	
		D≦0.25 Ignored		Ignored	A,B		
	Newton Ring (Touch Panel)	Need to discuss with customer				A,B	
	Touch Panel Uncleanliness	No conspicuous dirt				А	
	Rubbing Scratch	To be judged by HIT	ACHI stand	dard		-	

(4) Glass indentation


Glass indentation	ODEOLE	COATIONO
ITEM	SPECIF	TICATIONS
Common Indentation	Z	$\begin{array}{ c c c c }\hline X & Y & Z \\ \leq 5.0 & \leq 3.0 & \leq T \\ \hline \end{array}$
Corner Broken	X Z Z	X         Y         Z           ≤3.0         ≤3.0         ≤T
Proceeding Crack		None

KAOHSIUNG HITACHI	DATE	Nov.25,'11	Sh.	7B64PS 2710-TX14D12VM1CPC-5 PAGE 10-4/5	]
ELECTRONICS CO.,LTD.	DAIE	1400.25, 11	No.	7604F3 2710-1X14D12VM1CFC-5 FAGE 10-4/3	


## Blistering Puffiness



Note 1: Definition of average diameter (D)



Note 2: Definition of length (L) and width (W)



Note 3: Definition of dot defect

(a) Dot Defect : Defect Area > 1/2 dot

(b) Sparkle mode: Brightness of dot is more than 30% at Black raster.

(c) Black mode: Brightness of dot is less than 70% at R.G.B raster.

(d) 1 dot: Defect dot is isolated, not attached to other defect dot.


(e) N dot: N defect dots are consecutive (fig.1).

(N means the number of defect dots.)

		(	fia	.1	)			
R	G	B	Ř	G	В	R	G	В
				Х				
				, ,				

2 dots defect included defect dot "X" is defined as follows.

Adjacent dots to defect dot "X":




(g) Those wiped out easily are acceptable.

KAOHSIUNG HITACHI		Nov OF 144	Sh.	7D04D0 0740 TV44D40\/M40D0 F	DACE	10 E/E
ELECTRONICS CO.,LTD.	DATE	Nov.25,'11	No.	7B64PS 2710-TX14D12VM1CPC-5	PAGE	10-5/5

#### 11. PRECAUTION IN DESIGN

#### 11.1 MOUNTING PRECAUTION

(1) When assembling the Touch Panel on you case, please refer to the figure below.



- (2) The clearance between the Touch Panel and case shall be designed so that the case edge never presses the input screen when it is deformed by heat or other causes.
- (3) The case shall be designed not to touch the tail portion (FPC for Touch Panel).
- (4) The boundary space between the effective area and the insulated area is unstable. Touching this area may effect the operation of the Touch Panel.

  The case must be designed so that it does not touch the boundary space.

#### 11.2 PRECAUTIONS AGAINST ELECTROSTATIC DISCHARGE

As this module contains C-MOS LSIs, it is not strong against electrostatic discharge. Make certain that the operator's body is connected to the ground through a list band, etc. And don't touch I/F pins directly.

#### 11.3 HANDLING PRECAUTIONS

- (1) Since the Touch Panel on the top, and the frame on the bottom tend to be easily damaged, they should be with full care so as not to get them touched, pushed or rubbed by a piece on glass, tweezers and anything else which are harder a pencil lead 2H.
- (2) As the adhesives used for adhering upper/lower polarizer's and frame are made of organic substances which will be deteriorated by a chemical reaction with such chemicals as acetone, toluene, ethanol and isopropyl alcohol. The following are recommended for use:

normal hexane

Please contact with us when it is necessary for you to use chemicals other than the above.

KAOHSIUNG HITACHI	DATE	Nov.25,'11	Sh.	7B64PS 2711-TX14D12VM1CPC-5	PAGE	11-1/3
ELECTRONICS CO.,LTD.	D/ (   L		No.			, .

- (3) Lightly wipe to clean the dirty surface with absorbent cotton or other soft material like chamois, soaked in the recommended chemicals without scrubbing it hardly. Always wipe the surface horizontally or vertically. Never give a wipe in a circle. To prevent the display surface from damage and keep the appearance in good state, it is sufficient, in general, to wipe it with absorbent cotton.
- (4) Immediately wipe off saliva or water drop attached on the display area because it may cause deformation or faded color.
- (5) Fogy dew deposited on the surface may cause a damage, stain or dirt to the polarizer.
  - When you need to take out the LCD module from some place at low temperature for test, etc.
  - It is required to be warmed them up to temperature higher than room temperature before taking them out.
- (6) Touching the display area or I/F pins with bare hands or contaminating them are prohibited, because the stain on the display area and poor insulation between terminals are often caused by being touched with bare hands.

  (Some cosmetics are detrimental to polarizer's.)
- (7) In general, the glass is fragile so that, especially on its periphery, tends to be cracked or chipped in handling. Please not give the LCD module sharp shocks by falling, etc.
- (8) Maximum pressure to the surface must be less than 1.96×10<sup>4</sup> Pa.

  And if the pressure area is less than 1cm<sup>2</sup>, maximum pressure must be less than 1.96N.
- (9) Since the metal width is narrow on these locations (see page 9-1/1), please careful with handling.
- (10) Top sheets shall be cleaned gently using a soft cloth such as those used for glasses.
  Hard wiping accumulated dust will leave scars on the surface even using a cloth.

#### 11.4 OPERATION PRECAUTION

- (1) Using a LCM module beyond its maximum ratings may result in its permanent destruction.
  - LCM module's should usually be used under recommended operating conditions shown in chapter 4. Exceeding any of these conditions may adversely affect its reliability.
- (2) Response time will be extremely delayed at lower temperature than the specified operating temperature range and on the other hand LCD's shows dark blue at higher temperature.
  - However those phenomena do not main defects of the LCD module. Those phenomena will disappear in the specified operating temperature range.

KAOHSIUNG HITACHI		Nov 25 '11	Sh.	7DC4DC 0744 TV44D40\/M4CDC 5	DACE	11 2/2
ELECTRONICS CO.,LTD.	DATE	NOV.25, 11	No.	7B64PS 2711-TX14D12VM1CPC-5	PAGE	11-2/3

- (3) If the display area is pushed hard during operation, some display patterns will be abnormally display.
- (4) A slight dew depositing on terminals may cause electrochemical reaction which leads to terminal open circuit. Please operate the LCD module under the relative condition of 40°C 85%RH.
- (5) Resistance range: Your controller shall be set up to allow the resistance range of Touch Panel specified in our CAS.
- (6) Pointed position of Touch Panel may shift owing to a change in resistance of Touch Panel depending on the operation condition. To compensate this shift, the set shall be given a calibration function.
- (7) Input shall be made with a stylus pen (poly acetal, R0.8). Chances are very high that use of a metal piece including a ball point pen or sharp edge will impair accuracy.
- (8) The Touch Panel is an auxiliary input device. The system shall be designed to have other input device.

#### 11.5 STORAGE

In case of storing LCD module for a long period of time (for instance, for years) for the purpose of replacement use, the following precautions necessary.

- (1) Store the LCD modules in a dark place; do not expose them to sunlight or ultraviolet rays.
- (2) Keep the temperature between  $10^{\circ}$ C and  $35^{\circ}$ C at normal humidity.
- (3) Store the LCD modules in the container which is used for shipping from us.
- (4) No articles shall be left on the surface over an extended period of time.

#### 11.6 SAFETY


Wear finger cots or gloves whenever handling or assembling a Touch Panel its glass edges are sharp.

KAOHSIUNG HITACHI		Nov 25 '44	Sh.	4DC 0744 TV44D40\/M4	1000 5	DACE	11 2/2
ELECTRONICS CO.,LTD.	DATE	NOV.25, 11	۸o. ا	4PS 2711-TX14D12VM	ICPC-5	PAGE	11-3/3

#### 12. DESIGNATION OF LOT MARK

## 12.1 LOT MARK

Lot mark is consisted of 5 digits for production lot and 6 digits for production control.



Year	Figure in
	lot mark
2011	1
2012	2
2013	3
2014	4
2015	5

Month	Figure in	Month	Figure in
	lot mark		lot mark
Jan.	01	Jul.	07
Feb.	02	Aug.	08
Mar.	03	Sep.	09
Apr.	04	Oct.	10
May	05	Nov.	11
Jun.	06	Dec.	12

Week	Figure in
(day in calendar)	lot mark
1~ 7	1
8~14	2
15~21	3
22~28	4
29~31	5

#### 12.2 SERIAL No.

Serial No. is consisted of 6 digits number (000001~999999).

## 12.3 REVISION (Rev.) CONTROL


Rev. column is controlled by manufacturing A-Z expect I and O is to be written on this column.

## 12.4 LOCATION OF LOT MARK

Label is bring attached on the back side of module.

## 12.5 REVISION(Rev.) CONTROL

Rev No.	ITEM					
Α	CN1 JAE: FA5B040HF1R3000					
В	CN1 JAE: FA5B040HP1R3000					



KAOHSIUNG HITACHI	L . T .		Sh.	0.740 TV44D40\/\\	DAGE	40 4/4
ELECTRONICS CO.,LTD.	DATE	Nov.25,'11    N	No.   7864PS	S 2712-TX14D12VM1CPC-5	PAGE	12-1/1

## 13. PRECAUTION FOR USE

- (1) A limit sample should be provided by the both parities on an occasion when the both parties agree to its necessity.
  Judgment by a limit sample shall take effect after the limit sample has been established and confirmed by the both parties.
- (2) On the following occasions, the handling of the problem should be decided through discussion and agreement between responsible persons of the both parties.
  - (1) When a question is arisen in the specifications.
  - (2) When a new problem is arisen which is not specified in this specifications.
  - (3) When an inspection specifications change or operating condition change by customer is reported to HITACHI, and some problem is arisen in the specification due to the change.
  - (4) When a new problem is arisen at the customer's operating set for sample evaluation.
- (3) Regarding the treatment for maintenance and repairing, both parties will discuss it in six months later after latest delivery of this product.

The precaution that should be observed when handling LCM have been explained above.

If any points are unclear or if you have any requests, please contact with HITACHI.