Data sheet acquired from Harris Semiconductor SCHS210B

August 1997 - Revised March 2002

## High Speed CMOS Logic Triple 3-Input OR Gate

#### **Features**

- · Buffered Inputs
- Typical Propagation Delay: 8ns at V<sub>CC</sub> = 5V, C<sub>L</sub> = 15pF, T<sub>A</sub> = 25°C
- Fanout (Over Temperature Range)
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity: N<sub>IL</sub> = 30%, N<sub>IH</sub> = 30% of V<sub>CC</sub> at V<sub>CC</sub> = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,
     V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility, I  $_I \leq 1 \mu A$  at  $V_{OL},\,V_{OH}$

## Description

The 'HC4075 and 'HCT4075 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The HCT logic family is functionally pin compatible with the standard LS logic family.


## Ordering Information

| PART NUMBER    | TEMP. RANGE<br>(°C) | PACKAGE      |
|----------------|---------------------|--------------|
| CD54HC4075F3A  | -55 to 125          | 14 Ld CERDIP |
| CD74HC4075E    | -55 to 125          | 14 Ld PDIP   |
| CD74HC4075M    | -55 to 125          | 14 Ld SOIC   |
| CD74HC4075NSR  | -55 to 125          | 14 Ld SOP    |
| CD54HCT4075F3A | -55 to 125          | 14 Ld CERDIP |
| CD74HCT4075E   | -55 to 125          | 14 Ld PDIP   |
| CD74HCT4075M   | -55 to 125          | 14 Ld SOIC   |


NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

#### **Pinout**

CD54HC4075, CD54HCT4075 (CERDIP) CD74HC4075 (PDIP, SOIC, SOP) CD74HCT4075 (PDIP, SOIC) TOP VIEW



# Functional Diagram




TRUTH TABLE

|    | OUTPUT |    |   |
|----|--------|----|---|
| nA | nB     | nY |   |
| L  | L      | L  | L |
| Н  | Х      | Х  | Н |
| ×  | Н      | X  | Н |
| Х  | Х      | Н  | Н |

NOTE: H = High Voltage Level, L = Low Voltage Level, X = Irrelevant

## Logic Diagram



## **Absolute Maximum Ratings**

| DC Supply Voltage, V <sub>CC</sub> 0.5V                                   | to 7V |
|---|-------|
| DC Input Diode Current, I <sub>IK</sub>                                   |       |
| For $V_1 < -0.5V$ or $V_1 > V_{CC} + 0.5V$                                | 20mA  |
| DC Output Diode Current, I <sub>OK</sub>                                  |       |
| For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$                                | 20mA  |
| DC Output Source or Sink Current per Output Pin, IO                       |       |
| For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$                                | 25mA  |
| DC V <sub>CC</sub> or Ground Current, I <sub>CC or</sub> I <sub>GND</sub> | :50mA |

#### **Thermal Information**

| Package Thermal Impedance, θ <sub>JA</sub> (see Note 1):       |
|--|
| PDIP Package   |
| SOIC Package86°C/W   |
| SOP Package 76°C/W   |
| Maximum Junction Temperature (Hermetic Package or Die) . 175°C |
| Maximum Junction Temperature (Plastic Package) 150°C           |
| Maximum Storage Temperature Range65°C to 150°C                 |
| Maximum Lead Temperature (Soldering 10s)300°C                  |
| (SOIC - Lead Tips Only)  |

### **Operating Conditions**

| Temperature Range (T <sub>A</sub> )55°C to 125°C            |
|---|
| Supply Voltage Range, V <sub>CC</sub>                       |
| HC Types2V to 6V  |
| HCT Types   |
| DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> |
| Input Rise and Fall Time                                    |
| 2V  |
| 4.5V 500ns (Max)  |
| 6V  |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

### **DC Electrical Specifications**

|                             |                 | TEST<br>CONDITIONS                 |                     | v <sub>cc</sub> | 25°C |     |      | -40°C TO 85°C |      | -55°C TO 125°C |      |       |
|-----------------------------|-----------------|------------------------------------|---------------------|-----------------|------|-----|------|---------------|------|----------------|------|-------|
| PARAMETER                   | SYMBOL          | V <sub>I</sub> (V)                 | I <sub>O</sub> (mA) | (V)             | MIN  | TYP | MAX  | MIN           | MAX  | MIN            | MAX  | UNITS |
| HC TYPES                    |                 |                                    |                     |                 | -    | -   |      | -             |      |                |      |       |
| High Level Input            | V <sub>IH</sub> | -                                  | -                   | 2               | 1.5  | -   | -    | 1.5           | -    | 1.5            | -    | V     |
| Voltage                     |                 |                                    |                     | 4.5             | 3.15 | -   | -    | 3.15          | -    | 3.15           | -    | V     |
|                             |                 |                                    |                     | 6               | 4.2  | -   | -    | 4.2           | -    | 4.2            | -    | V     |
| Low Level Input             | V <sub>IL</sub> | -                                  | -                   | 2               | -    | -   | 0.5  | -             | 0.5  | -              | 0.5  | V     |
| Voltage                     |                 |                                    |                     | 4.5             | -    | -   | 1.35 | -             | 1.35 | -              | 1.35 | V     |
|                             |                 |                                    |                     | 6               | -    | -   | 1.8  | -             | 1.8  | -              | 1.8  | V     |
| High Level Output           | VoH             | OH VIH or VIL                      | -0.02               | 2               | 1.9  | -   | -    | 1.9           | -    | 1.9            | -    | V     |
| Voltage<br>CMOS Loads       |                 |                                    | -0.02               | 4.5             | 4.4  | -   | -    | 4.4           | -    | 4.4            | -    | V     |
| OWOO LOUGS                  |                 |                                    | -0.02               | 6               | 5.9  | -   | -    | 5.9           | -    | 5.9            | -    | V     |
| High Level Output           | 7               |                                    | -4                  | 4.5             | 3.98 | -   | -    | 3.84          | -    | 3.7            | -    | V     |
| Voltage<br>TTL Loads        |                 |                                    | -5.2                | 6               | 5.48 | -   | -    | 5.34          | -    | 5.2            | -    | V     |
| Low Level Output            | V <sub>OL</sub> | V <sub>IH</sub> or V <sub>IL</sub> | 0.02                | 2               | -    | -   | 0.1  | -             | 0.1  | -              | 0.1  | V     |
| Voltage<br>CMOS Loads       |                 |                                    | 0.02                | 4.5             | -    | -   | 0.1  | -             | 0.1  | -              | 0.1  | V     |
| OWIGO Educa                 |                 |                                    | 0.02                | 6               | -    | -   | 0.1  | -             | 0.1  | -              | 0.1  | V     |
| Low Level Output            | 1               |                                    | 4                   | 4.5             | -    | -   | 0.26 | -             | 0.33 | -              | 0.4  | V     |
| Voltage<br>TTL Loads        |                 |                                    | 5.2                 | 6               | -    | -   | 0.26 | -             | 0.33 | -              | 0.4  | V     |
| Input Leakage<br>Current    | lı              | V <sub>CC</sub> or<br>GND          | -                   | 6               | -    | -   | ±0.1 | -             | ±1   | -              | ±1   | μΑ    |
| Quiescent Device<br>Current | Icc             | V <sub>CC</sub> or<br>GND          | 0                   | 6               | -    | -   | 2    | -             | 20   | -              | 40   | μΑ    |

## DC Electrical Specifications (Continued)

|  |                  | TES<br>CONDI                       |                     | v <sub>cc</sub> | 25°C |     |      | -40°C TO 85°C |      | -55°C TO 125°C |     |       |
|--|------------------|------------------------------------|---------------------|-----------------|------|-----|------|---------------|------|----------------|-----|-------|
| PARAMETER  | SYMBOL           | V <sub>I</sub> (V)                 | I <sub>O</sub> (mA) | (V)             | MIN  | TYP | MAX  | MIN           | MAX  | MIN            | MAX | UNITS |
| HCT TYPES  |                  |                                    |                     |                 |      |     |      |               |      |                |     |       |
| High Level Input<br>Voltage  | V <sub>IH</sub>  | -                                  | -                   | 4.5 to<br>5.5   | 2    | ı   | -    | 2             | -    | 2              | -   | V     |
| Low Level Input<br>Voltage   | V <sub>IL</sub>  | -                                  | -                   | 4.5 to<br>5.5   | -    | -   | 0.8  | -             | 0.8  | -              | 0.8 | V     |
| High Level Output<br>Voltage<br>CMOS Loads                                     | V <sub>OH</sub>  | V <sub>IH</sub> or V <sub>IL</sub> | -0.02               | 4.5             | 4.4  | -   | -    | 4.4           | -    | 4.4            | -   | V     |
| High Level Output<br>Voltage<br>TTL Loads                                      |                  |                                    | -4                  | 4.5             | 3.98 | -   | -    | 3.84          | -    | 3.7            | -   | V     |
| Low Level Output<br>Voltage<br>CMOS Loads                                      | V <sub>OL</sub>  | V <sub>IH</sub> or V <sub>IL</sub> | 0.02                | 4.5             | -    | -   | 0.1  | -             | 0.1  | -              | 0.1 | V     |
| Low Level Output<br>Voltage<br>TTL Loads                                       |                  |                                    | 4                   | 4.5             | -    | -   | 0.26 | =             | 0.33 | -              | 0.4 | V     |
| Input Leakage<br>Current   | lį               | V <sub>CC</sub> and<br>GND         | 0                   | 5.5             | -    |     | ±0.1 | -             | ±1   | -              | ±1  | μА    |
| Quiescent Device<br>Current  | Icc              | V <sub>CC</sub> or<br>GND          | 0                   | 5.5             | -    | -   | 2    | -             | 20   | -              | 40  | μА    |
| Additional Quiescent<br>Device Current Per<br>Input Pin: 1 Unit Load<br>(Note) | Δl <sub>CC</sub> | V <sub>CC</sub><br>-2.1            | -                   | 4.5 to<br>5.5   | -    | 100 | 360  | -             | 450  | -              | 490 | μА    |

NOTE: For dual-supply systems theoretical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

## **HCT Input Loading Table**

| INPUT | UNIT LOADS |
|-------|------------|
| All   | 1.6        |

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Table, e.g. 360µA max at 25°C.

## **Switching Specifications** Input $t_r$ , $t_f$ = 6ns

|                             |                                     | TEST                  | TEST                |     | 25°C |     |     | -40°C TO<br>85°C |     | -55°C TO 125°C |       |
|-----------------------------|-------------------------------------|-----------------------|---------------------|-----|------|-----|-----|------------------|-----|----------------|-------|
| PARAMETER                   | SYMBOL                              | CONDITIONS            | V <sub>CC</sub> (V) | MIN | TYP  | MAX | MIN | MAX              | MIN | MAX            | UNITS |
| HC TYPES                    |                                     |                       |                     |     |      | -   |     |                  |     |                |       |
| Propagation Delay,          | t <sub>PLH</sub> , t <sub>PHL</sub> | C <sub>L</sub> = 50pF | 2                   | -   | -    | 100 | -   | 125              | -   | 150            | ns    |
| Input to Output (Figure 1)  |                                     |                       | 4.5                 | -   | -    | 20  | -   | 25               | -   | 30             | ns    |
|                             |                                     |                       | 6                   | -   | -    | 17  | -   | 21               | -   | 26             | ns    |
|                             |                                     | C <sub>L</sub> = 15pF | 5                   | -   | 8    | -   | -   | -                | -   | -              | ns    |
| Transition Times (Figure 1) | t <sub>TLH</sub> , t <sub>THL</sub> | C <sub>L</sub> = 50pF | 2                   | -   | -    | 75  | -   | 95               | -   | 110            | ns    |
|                             |                                     |                       | 4.5                 | -   | -    | 15  | -   | 19               | -   | 22             | ns    |
|                             |                                     |                       | 6                   | -   | -    | 13  | -   | 16               | -   | 19             | ns    |
| Input Capacitance           | C <sub>IN</sub>                     | -                     | -                   | -   | -    | 10  | -   | 10               | -   | 10             | pF    |


#### Switching Specifications Input $t_r$ , $t_f = 6ns$ (Continued)

|  |                                     | TEST                  |                     | 25°C |     |     | -40°C TO<br>85°C |     | -55°C TO 125°C |     |       |  |  |
|--|-------------------------------------|-----------------------|---------------------|------|-----|-----|------------------|-----|----------------|-----|-------|--|--|
| PARAMETER                                  | SYMBOL                              | CONDITIONS            | V <sub>CC</sub> (V) | MIN  | TYP | MAX | MIN              | MAX | MIN            | MAX | UNITS |  |  |
| Power Dissipation Capacitance (Notes 2, 3) | C <sub>PD</sub>                     | -                     | 5                   | -    | 26  | -   | -                | -   | -              | -   | pF    |  |  |
| HCT TYPES                                  | HCT TYPES                           |                       |                     |      |     |     |                  |     |                |     |       |  |  |
| Propagation Delay, Input to                | t <sub>PLH</sub> , t <sub>PHL</sub> | C <sub>L</sub> = 50pF | 4.5                 | -    | -   | 24  | -                | 30  | -              | 36  | ns    |  |  |
| Output (Figure 2)                          |                                     | C <sub>L</sub> = 15pF | 5                   | -    | 9   | -   | -                | -   | -              | -   | ns    |  |  |
| Transition Times (Figure 2)                | t <sub>TLH</sub> , t <sub>THL</sub> | C <sub>L</sub> = 50pF | 4.5                 | -    | -   | 15  | -                | 19  | -              | 22  | ns    |  |  |
| Input Capacitance                          | C <sub>IN</sub>                     | -                     | -                   | -    | -   | 10  | -                | 10  | -              | 10  | pF    |  |  |
| Power Dissipation Capacitance (Notes 2, 3) | C <sub>PD</sub>                     | -                     | 5                   | -    | 28  | =   | -                | -   | -              | -   | pF    |  |  |

#### NOTES:

- 2.  $C_{\mbox{\scriptsize PD}}$  is used to determine the dynamic power consumption, per gate.
- 3.  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = Input Frequency,  $C_L$  = Output Load Capacitance,  $V_{CC}$  = Supply Voltage.

#### Test Circuits and Waveforms



 $t_{r} = 6 \text{ns} \longrightarrow t_{f} = 6 \text{ns}$  1.3V 0.3V  $t_{THL}$  0.3V 0.3V 0.3V 0.3V 1.3V 0.3V 1.3V 0.13V 1.3V 0.13V 1.3V 1

FIGURE 1. HC AND HCU TRANSITION TIMES AND PROPAGA-TION DELAY TIMES, COMBINATION LOGIC

FIGURE 2. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated