

# SMJ44400

## 1 048 576-WORD BY 4-BIT



### DYNAMIC RANDOM-ACCESS MEMORY

SGMS041B — JANUARY 1991 — REVISED JULY 1991

- MIL-STD-883C, Class B High Reliability Processing
- Military Temperature Range . . . – 55°C to 125°C
- Organization . . . 1 048 576 × 4
- Single 5-V Power Supply (±10% Tolerance)
- Performance Ranges:

	ACCESS TIME (t <sub>RAC</sub> ) (MAX)	ACCESS TIME (t <sub>CAC</sub> ) (MAX)	ACCESS TIME (t <sub>AA</sub> ) (MAX)	READ OR WRITE CYCLE (MIN)
SMJ44400-80	80 ns	20 ns	40 ns	150 ns
SMJ44400-10	100 ns	25 ns	50 ns	180 ns
SMJ44400-12	120 ns	30 ns	55 ns	210 ns

- Enhanced Page Mode Operation for Faster Memory Access
  - Higher Data Bandwidth than Conventional Page-Mode Parts
  - Random Single-Bit Access Within a Row With a Column Address
- CAS-Before-RAS Refresh
- Long Refresh Period . . . 1024-Cycle Refresh in 16 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All Inputs/Outputs and Clocks are TTL Compatible
- Packaging Options:
  - 400-mil 20/26-Leadless Ceramic SOLCC (HM Suffix)
  - 20-Pin, 400 mil Ceramic DIP (JD Suffix)
  - 20-Pin, Ceramic Flatpack (HR Suffix)
  - 20-Pin, Ceramic CSOJ
  - Additional Package Options Planned

JD and HR Packages  
(Top View)HM and CSOJ Packages  
(Top View)

PIN NOMENCLATURE

A0-A9	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ4	Data In/Data Out
OE	Output Enable
RAS	Row-Address Strobe
W	Write Enable
VCC	5-V Supply
VSS	Ground

#### description

The SMJ44400 series are high-speed 4 194 304-bit dynamic random-access memories, organized as 1 048 576 words of four bits each. They employ state-of-the-art EPIC™ (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low-power operation.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

Copyright © 1991, Texas Instruments Incorporated

The SMJ44400 features maximum row access time of 80 ns, 100 ns, and 120 ns. Maximum power dissipation is as low as 360 mW operating and 22 mW standby.

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ44400 is offered in a 400-mil 20/26-leadless ceramic surface mount SOLCC package (HM suffix), a 20-pin ceramic dual-in-line package (JD suffix), a 20-pin ceramic flatpack (HR suffix), and a 20-pin leaded ceramic chip carrier (CSOJ). All packages are characterized for operation from  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .

## operation

### enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum  $\overline{\text{RAS}}$  low time and the  $\overline{\text{CAS}}$  page cycle time used. With minimum  $\overline{\text{CAS}}$  page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening  $\overline{\text{RAS}}$  cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of  $\overline{\text{RAS}}$ . The buffers act as transparent or flow-through latches while  $\overline{\text{CAS}}$  is high. The falling edge of  $\overline{\text{CAS}}$  latches the column addresses. This feature allows the SMJ44400 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when  $\overline{\text{CAS}}$  transitions low. This performance improvement is referred to as *enhanced page mode*. Valid column address may be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of  $\overline{\text{CAS}}$ . In this case, data is obtained after  $t_{\text{CAC}}$  max (access time from  $\overline{\text{CAS}}$  low), if  $t_{\text{AA}}$  max (access time from column address) has been satisfied. In the event that column addresses for the next cycle are valid at the time  $\overline{\text{CAS}}$  goes high, access time for the next cycle is determined by the later occurrence of  $t_{\text{CAC}}$  or  $t_{\text{CPA}}$  (access time from rising edge of  $\overline{\text{CAS}}$ ).

### address (A0-A9)

Twenty address bits are required to decode 1 of 1 048 576 storage cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by the row-address strobe ( $\overline{\text{RAS}}$ ). The ten column-address bits are set up on pins A0 through A9 and latched onto the chip by the column-address strobe ( $\overline{\text{CAS}}$ ). All addresses must be stable on or before the falling edges of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ .  $\overline{\text{RAS}}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{\text{CAS}}$  is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffer.

### write enable ( $\overline{\text{W}}$ )

The read or write mode is selected through the write-enable ( $\overline{\text{W}}$ ) input. A logic high on the  $\overline{\text{W}}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When  $\overline{\text{W}}$  goes low prior to  $\overline{\text{CAS}}$  (early write), data out will remain in the high-impedance state for the entire cycle permitting a write operation independent of the state of  $\overline{\text{OE}}$ . This permits early write operation to be completed with  $\overline{\text{OE}}$  grounded.

### data in/out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{CAS}}$  and  $\overline{\text{OE}}$  are brought low. In a read cycle the output becomes valid after all access times are satisfied. The output remains valid while  $\overline{\text{CAS}}$  and  $\overline{\text{OE}}$  are low.  $\overline{\text{CAS}}$  or  $\overline{\text{OE}}$  going high returns it to a high-impedance state. This is accomplished by bringing  $\overline{\text{OE}}$  high prior to applying data, thus satisfying  $t_{\text{OEP}}$ .



### output enable ( $\overline{OE}$ )

$\overline{OE}$  controls the impedance of the output buffers. When  $\overline{OE}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{OE}$  low during a normal cycle will activate the output buffers putting them in the low-impedance state. It is necessary for both  $\overline{RAS}$  and  $\overline{CAS}$  to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until either  $\overline{OE}$  or  $\overline{CAS}$  is brought high.

### refresh

A refresh operation must be performed at least once every sixteen milliseconds to retain data. This can be achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle will refresh all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding  $\overline{CAS}$  at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding  $\overline{CAS}$  at  $V_{IL}$  after a read operation and cycling  $\overline{RAS}$  after a specified precharge period, similar to a  $\overline{RAS}$ -only refresh cycle. The external address is ignored during the hidden refresh cycles.

### $\overline{CAS}$ -before- $\overline{RAS}$ refresh

$\overline{CAS}$ -before- $\overline{RAS}$  refresh is utilized by bringing  $\overline{CAS}$  low earlier than  $\overline{RAS}$  [see parameter  $t_{CSR}$ ] and holding it low after  $\overline{RAS}$  falls [see parameter  $t_{CHR}$ ]. For successive  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycles,  $\overline{CAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored and the refresh address is generated internally.

### power up

To achieve proper device operation, an initial pause of 200  $\mu$ s followed by a minimum of eight initialization cycles is required after full  $V_{CC}$  level is achieved. These eight initialization cycles need to include at least one refresh ( $\overline{RAS}$ -only or  $\overline{CAS}$ -before- $\overline{RAS}$ ) cycle.


### test mode

An industry standard Design For Test (DFT) mode is incorporated in the SMJ44400. A  $\overline{CAS}$ -before- $\overline{RAS}$  with  $\overline{W}$  low (WCBR) cycle is used to enter test mode. In the test mode, data is written into and read from eight sections of the array in parallel. All data is written into the array through DQ1. Data is compared upon reading and if all bits are equal, all DQ pins will go high. If any one bit is different, all the DQ pins will go low. Any combination read, write, read-write, or page-mode can be used in the test mode. The test mode function reduces test times by enabling the 1 meg  $\times$  4 DRAM to be tested as if it were a 512K DRAM where column address 0 is not used. A  $\overline{RAS}$ -only or CBR refresh cycle is used to exit the DFT mode.




**SMJ44400**  
**1 048 576-WORD BY 4-BIT**  
**DYNAMIC RANDOM-ACCESS MEMORY**  
 SGMS041B — JANUARY 1991 — REVISED JULY 1991

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pinouts illustrated are for the HM package.

functional block diagram



**TEXAS**  
**INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

**absolute maximum ratings over operating temperature range (unless otherwise noted)<sup>†</sup>**

Voltage range on any pin (see Note 1)	– 1 V to 7 V
Voltage range on $V_{CC}$	– 1 V to 7 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating temperature	– 55°C to 125°C
Storage temperature range	– 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to  $V_{SS}$ .

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
$V_{CC}$ Supply voltage (see Note 1)	4.5	5	5.5	V
$V_{IH}$ High-level input voltage	2.4		6.5	V
$V_{IL}$ Low-level input voltage (see Note 2)	– 1		0.8	V
$T_A$ Min Operating temperature	– 55			°C
$T_C$ Max Operating case temperature			125	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

**electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SMJ44400-80		SMJ44400-10		SMJ44400-12		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$ High-level output voltage	$I_{OH} = -5$ mA	2.4		2.4		2.4		V
$V_{OL}$ Low-level output voltage	$I_{OL} = 4.2$ mA		0.4		0.4		0.4	V
$I_I$ Input current (leakage)	$V_I = 0$ to 6.5 V, $V_{CC} = 5.5$ V, All other pins = 0 V to $V_{CC}$		± 10		± 10		± 10	µA
$I_O$ Output current (leakage)	$V_O = 0$ to $V_{CC}$ , $V_{CC} = 5.5$ V, $\overline{CAS}$ high		± 10		± 10		± 10	µA
$I_{CC1}$ Read or write cycle current (see Note 3)	Minimum cycle, $V_{CC} = 5.5$ V		85		80		70	mA
$I_{CC2}$ Standby current	After 1 memory cycle, $\overline{RAS}$ and $\overline{CAS}$ high, $V_{IH} = 2.4$ V		4		4		4	mA
$I_{CC3}$ Average refresh current (RAS-only, or CBR)	Minimum cycle, $V_{CC} = 5.5$ V, $\overline{RAS}$ cycling, $\overline{CAS}$ high (RAS only), $\overline{RAS}$ low, after $\overline{CAS}$ low (CBR)		85		75		65	mA
$I_{CC4}$ Average page current (see Note 4)	$t_{PC} = \text{minimum}$ , $V_{CC} = 5.5$ V, $\overline{RAS}$ low, $\overline{CAS}$ cycling		50		40		35	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$ .

4. Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$ .



**SMJ44400**  
**1 048 576-WORD BY 4-BIT**  
**DYNAMIC RANDOM-ACCESS MEMORY**  
 SGMS041B — JANUARY 1991 — REVISED JULY 1991

capacitance over recommended ranges of supply voltage and operating temperature,  $f = 1 \text{ MHz}$  (see Note 5)

PARAMETER	MIN	TYP	MAX	UNIT
$C_i(A)$ Input capacitance, address inputs			7	pF
$C_i(RC)$ Input capacitance, strobe inputs			10	pF
$C_i(W)$ Input capacitance, write-enable input			10	pF
$C_O$ Output capacitance			10	pF

NOTE 5:  $V_{CC}$  equal to  $5 \text{ V} \pm 0.5 \text{ V}$  and the bias on pins under test is 0 V. Capacitance is sampled only at initial design and after any major change.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	SMJ44400-80		SMJ44400-10		SMJ44400-12		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{AA}$ Access time from column-address		40		45		55	ns
$t_{CAC}$ Access time from $\overline{CAS}$ low		20		25		30	ns
$t_{CPA}$ Access time from column precharge		45		50		55	ns
$t_{RAC}$ Access time from $\overline{RAS}$ low		80		100		120	ns
$t_{OEA}$ Access time from $\overline{OE}$ low		20		25		30	ns
$t_{OFF}$ Output disable time after $\overline{CAS}$ high (see Note 6)		20		25		30	ns
$t_{OEZ}$ Output disable time after $\overline{OE}$ high (see Note 6)		20		25		30	ns

NOTE 6:  $t_{OFF}$  and  $t_{OEZ}$  are specified when the output is no longer driven. The outputs are disabled by bringing either  $\overline{OE}$  or  $\overline{CAS}$  high.



**timing requirements over recommended ranges of supply voltage and operating temperature**

		SMJ44400-80		SMJ44400-10		SMJ44400-12		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Random read or write cycle (see Note 7)	150		180		210		ns
t <sub>RWC</sub>	Read-write cycle time	205		245		285		ns
t <sub>PC</sub>	Page-mode read or write cycle time (see Note 8)	50		60		65		ns
t <sub>PRWC</sub>	Page-mode read-write cycle time	105		120		135		ns
t <sub>RASP</sub>	Page-mode pulse duration, $\overline{\text{RAS}}$ low (see Note 9)	80	100 000	100	100 000	120	100 000	ns
t <sub>RAS</sub>	Non-page-mode pulse duration, $\overline{\text{RAS}}$ low (see Note 9)	80	10 000	100	10 000	120	10 000	ns
t <sub>CAS</sub>	Pulse duration, $\overline{\text{CAS}}$ low (see Note 10)	20	10 000	25	10 000	30	10 000	ns
t <sub>CP</sub>	Pulse duration, $\overline{\text{CAS}}$ high	10		10		15		ns
t <sub>RP</sub>	Pulse duration, $\overline{\text{RAS}}$ high (precharge)	60		70		80		ns
t <sub>WP</sub>	Write pulse duration	15		20		25		ns
t <sub>ASC</sub>	Column-address setup time before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>ASR</sub>	Row-address setup time before $\overline{\text{RAS}}$ low	0		0		0		ns
t <sub>DS</sub>	Data setup time (see Note 11)	0		0		0		ns
t <sub>RCS</sub>	Read setup time before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>CWL</sub>	$\overline{\text{W}}$ -low setup time before $\overline{\text{CAS}}$ high	20		25		30		ns
t <sub>RWL</sub>	$\overline{\text{W}}$ -low setup time before $\overline{\text{RAS}}$ high	20		25		30		ns
t <sub>WCS</sub>	$\overline{\text{W}}$ -low setup time before $\overline{\text{CAS}}$ low (Early write operation only)	0		0		0		ns
t <sub>WSR</sub>	$\overline{\text{W}}$ -high setup time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh only)	10		10		10		ns
t <sub>CAH</sub>	Column-address hold time after $\overline{\text{CAS}}$ low	15		20		20		ns
t <sub>DHR</sub>	Data hold time after $\overline{\text{RAS}}$ low	60		75		90		ns
t <sub>DH</sub>	Data hold time (see Note 11)	15		20		25		ns
t <sub>AR</sub>	Column-address hold time after $\overline{\text{RAS}}$ low (see Note 10)	60		75		90		ns
t <sub>RAH</sub>	Row-address hold time after $\overline{\text{RAS}}$ low	10		15		15		ns
t <sub>RCH</sub>	Read hold time after $\overline{\text{CAS}}$ high (see Note 12)	0		0		0		ns
t <sub>RRH</sub>	Read hold time after $\overline{\text{RAS}}$ high (see Note 12)	0		0		0		ns
t <sub>WCH</sub>	Write hold time after $\overline{\text{CAS}}$ low (Early write operation only)	15		20		25		ns
t <sub>WCR</sub>	Write hold time after $\overline{\text{RAS}}$ low (see Note 10)	60		75		90		ns
t <sub>WHR</sub>	$\overline{\text{W}}$ -high hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh only)	10		10		10		ns
t <sub>AWD</sub>	Delay time, column-address to $\overline{\text{W}}$ low (Read-write operation only)	70		80		90		ns

Continued next page.

NOTES: 7. All cycle times assume  $t_T = 5$  ns.

8. To guarantee  $t_{PC}$  min,  $t_{ASC}$  should be greater than or equal to  $t_{CP}$ .

9. In a read-write cycle,  $t_{RWD}$  and  $t_{RWL}$  must be observed.

10. In a read-write cycle,  $t_{CWD}$  and  $t_{CWL}$  must be observed.

11. Referenced to the later of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  in write operations.

12. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

**timing requirements over recommended ranges of supply voltage and operating temperature  
 (continued)**


		SMJ44400-80		SMJ44400-10		SMJ44400-12		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CHR</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh only)	20		20		25		ns
t <sub>CRP</sub>	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	0		0		0		ns
t <sub>CSH</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	80		100		120		ns
t <sub>CSR</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh only)	10		10		10		ns
t <sub>CWD</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (Read-write operation only)	50		60		70		ns
t <sub>OEH</sub>	$\overline{\text{OE}}$ command hold time	20		25		30		ns
t <sub>OED</sub>	$\overline{\text{OE}}$ to data delay	20		25		30		ns
t <sub>ROH</sub>	$\overline{\text{RAS}}$ hold time referenced to $\overline{\text{OE}}$	20		25		30		ns
t <sub>RAD</sub>	Delay time, $\overline{\text{RAS}}$ low to column-address (see Note 13)	15	40	20	50	20	65	ns
t <sub>RAL</sub>	Delay time, column-address to $\overline{\text{RAS}}$ high	40		50		55		ns
t <sub>CAL</sub>	Delay time, column-address to $\overline{\text{CAS}}$ high	40		50		55		ns
t <sub>RCD</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (see Note 13)	20	60	25	75	25	90	ns
t <sub>RPC</sub>	Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>RSH</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	20		25		30		ns
t <sub>RWD</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (Read-write operation only)	110		135		160		ns
t <sub>REF</sub>	Refresh time interval		16		16		16	ms
t <sub>T</sub>	Transition time (see Note 15)							

NOTES: 13. Maximum value specified only to guarantee access time.


14. Valid data is presented at the outputs after all access times are satisfied but may go from three-state to an invalid data state prior to the specified access times as the outputs are driven when  $\overline{\text{CAS}}$  goes low.

15. Transition times (rise and fall) for  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are to be a minimum of 3 ns and a maximum of 50 ns.

### PARAMETER MEASUREMENT INFORMATION



(a) Load Circuit




(b) Alternate Load Circuit

Figure 1. Load Circuits for Timing Parameters



**read cycle timing**




NOTE 14: Valid data is presented at the outputs after all access times are satisfied but may go from three-state to an invalid data state prior to the specified access times as the outputs are driven when  $\overline{\text{CAS}}$  goes low.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001


**SMJ44400**  
**1 048 576-WORD BY 4-BIT**  
**DYNAMIC RANDOM-ACCESS MEMORY**  
 SGMS041B — JANUARY 1991 — REVISED JULY 1991

**early write cycle timing**



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

**write cycle timing**



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

## SGMS041B — JANUARY 1991 — REVISED JULY 1991

The timing diagram illustrates the relationship between several control and data signals during memory access operations. The signals shown are:

- RAS**: Row Address Strobe, active low.
- CAS**: Column Address Strobe, active low.
- A0-A9**: Address bus, showing Row and Column phases.
- W**: Write Enable, active low.
- DQ1-DQ4**: Data bus, showing Data Out and Data In phases.
- OE**: Output Enable, active low.


Key timing parameters defined in the diagram include:

- $t_{RWC}$ ,  $t_{RAS}$ ,  $t_T$ ,  $t_{RCD}$ ,  $t_{CAS}$ ,  $t_{CRP}$ ,  $t_{RP}$
- $t_{ASR}$ ,  $t_{RAH}$ ,  $t_{RAD}$ ,  $t_{ASC}$ ,  $t_{CAH}$ ,  $t_{CP}$
- $t_{AR}$ ,  $t_{RCS}$ ,  $t_{RWD}$ ,  $t_{CWL}$ ,  $t_{RWL}$ ,  $t_{WP}$
- $t_{AWD}$ ,  $t_{CWD}$ ,  $t_{CAC}$ ,  $t_{AA}$ ,  $t_{DS}$ ,  $t_{DH}$
- $t_{TRAC}$ ,  $t_{OEA}$ ,  $t_{OED}$ ,  $t_{OEZ}$ ,  $t_{OEh}$

Signal levels are indicated as  $V_{IH}$  (high) and  $V_{IL}$  (low). Shaded regions indicate "Don't Care" states for certain signals.

12


enhanced page-mode read cycle timing



NOTES: 14. Valid data is presented at the outputs after all access times are satisfied but may go from three-state to an invalid data state prior to the specified access times as the outputs are driven when  $\overline{CAS}$  goes low.  
16. Access time is  $t_{CPA}$  or  $t_{AA}$  dependent.




enhanced page-mode write cycle timing (see Note 18)



NOTES: 17. Referenced to  $\overline{CAS}$  or  $\overline{W}$ , whichever occurs last.

18. A read cycle or a read-write cycle can be intermixed with write cycle as long as read and read-write timing specifications are not violated.


enhanced page-mode read-write cycle timing (see Note 19)



- NOTES: 14. Valid data is presented at the outputs after all access times are satisfied but may go from three-state to an invalid data state prior to the specified access times as the outputs are driven when  $\overline{\text{CAS}}$  goes low.  
19. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

**SMJ44400**  
**1 048 576-WORD BY 4-BIT**  
**DYNAMIC RANDOM-ACCESS MEMORY**  
 SGMS041B — JANUARY 1991 — REVISED JULY 1991

**RAS-only refresh timing**




NOTE 15: Transition times (rise and fall) for  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are to be a minimum of 3 ns and a maximum of 50 ns.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001




**automatic ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ ) refresh cycle timing**



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

**SMJ44400**  
**1 048 576-WORD BY 4-BIT**  
**DYNAMIC RANDOM-ACCESS MEMORY**  
 SGMS041B — JANUARY 1991 — REVISED JULY 1991

**hidden refresh cycle (read)**




NOTE 14: Valid data is presented at the outputs after all access times are satisfied but may go from three-state to an invalid data state prior to the specified access times as the outputs are driven when CAS goes low.




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

hidden refresh cycle (write)




## MECHANICAL DATA

### 20-pin ceramic sidebrazed dual-in-line package (JD suffix)



## MECHANICAL DATA

### 20-pin small-outline leadless ceramic chip carrier (HM suffix)



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

**SMJ44400**  
**1 048 576-WORD BY 4-BIT**  
**DYNAMIC RANDOM-ACCESS MEMORY**

SGMS041B — JANUARY 1991 — REVISED JULY 1991

**MECHANICAL DATA**

**20-pin (HR suffix)**



**TEXAS**  
**INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001