
SLVS212 - DECEMBER 1999

- Fast Transient Response Using Small Output Capacitor (10 μF)
- 200-mA Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.8-V, 2.5-V, 3-V and 3.3-V
- Dropout Voltage Down to 170 mV at 200 mA (TPS7433)
- 3% Tolerance Over Specified Conditions
- 8-Pin SOIC Package
- Thermal Shutdown Protection




#### description

This device is designed to have a fast transient response and be stable with  $1-\mu F$  capacitors. This combination provides high performance at a reasonable cost.


Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 170 mV at an output current of 200-mA for the TPS7433). This LDO family also features a sleep mode; applying a TTL high signal to  $\overline{\text{EN}}$  (enable) shuts down the regulator, reducing the quiescent current to less than 1  $\mu\text{A}$  at  $T_{\text{J}} = 25^{\circ}\text{C}$ .

The TPS74xx is offered in 1.5-V, 1.8-V, 2.5-V, 3-V, and 3.3-V. Output voltage tolerance is specified as a maximum of 3% over line, load, and temperature ranges. The TPS74xx family is available in 8 pin SOIC package.

#### TPS7433 DROPOUT VOLTAGE vs



#### TPS7418 LOAD TRANSIENT RESPONSE






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **AVAILABLE OPTIONS**

т.	OUTPUT VOLTAGE (V)	PACKAGED DEVICES
TJ	TYP	SOIC (D)
	3.3	TPS7433D
	3	TPS7430D
-40°C to 125°C	2.5	TPS7425D
	1.8	TPS7418D
	1.5	TPS7415D


The D package is available taped and reeled. Add an R suffix to the device type (e.g., TPS7433DR).



<sup>†</sup> See application information section for capacitor selection details.

Figure 1. Typical Application Configuration

## functional block diagram





SLVS212 - DECEMBER 1999

#### **Terminal Functions**

TERMINAL		1/0	DESCRIPTION							
NAME	NAME NO.		DESCRIPTION							
EN	1	I	Enable input							
GND	6		Regulator ground							
IN	4, 5	I	Input voltage							
NC	2, 3		Not connected							
OUT	7	0	Regulated output voltage							
SENSE	8	ı	Sense							

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Input voltage range <sup>‡</sup> , V <sub>I</sub>	0.3 V to 8 V
Voltage range at EN	$-0.3 \text{ V to V}_{\text{I}} + 0.3 \text{ V}$
Peak output current	Internally limited
Continuous total power dissipation	See dissipation rating tables
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 125°C
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE 1 – FREE-AIR TEMPERATURES**

PACKAGE	AIR FLOW (CFM)	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
_	0	568 mW	5.68 mW/°C	312 mW	227 mW
	250	904 mW	9.04 mW/°C	497 mW	361 mW

#### recommended operating conditions

	MIN	MAX	UNIT
Input voltage, V <sub>I</sub> §	2.5	7	V
Output current, IO (see Note 1)	0	200	mA
Operating virtual junction temperature, T <sub>J</sub> (see Note 1)	-40	125	°C

<sup>§</sup> To calculate the minimum input voltage for your maximum output current, use the following equation:  $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$ . NOTE 1: Continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



<sup>‡</sup> All voltage values are with respect to network terminal ground.

SLVS212 - DECEMBER 1999

# electrical characteristics ove<u>r re</u>commended operating free-air temperature range, $V_i = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, $C_O = 1$ $\mu F$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	TPS7415	251/41/471/	T <sub>J</sub> = 25°C		1.5		
	1757415	2.5 V < V <sub>I</sub> < 7 V	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	1.455		1.545	
	TPS7418	2.8 V < V <sub>I</sub> < 7 V	T <sub>J</sub> = 25°C		1.8		
	1757418	2.8 V < V  < 7 V	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	1.746		1.854	
Output voltage (10 μA to 200 mA load)	TPS7425	3.5 V < V <sub>I</sub> < 7 V	T <sub>J</sub> = 25°C		2.5		V
(see Note 2)	11 07423	3.5 V \ V  \ 7 V	$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	2.425		2.575	V
	TPS7430	4.0 V < V <sub>I</sub> < 7 V	T <sub>J</sub> = 25°C		3.0		
	11 07 400	4.0 0 0 0 0 0 0	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	2.910		3.090	
	TPS7433	4.3 V < V <sub>I</sub> < 7 V	T <sub>J</sub> = 25°C		3.3		
	11 01 100		$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	3.201		3.399	
		I <sub>O</sub> = 1 mA, EN = 0 V	T <sub>J</sub> = 25°C		80		μΑ
		,	$T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			115	P** 1
Quiescent current (GND current) (See No	nte 2)	I <sub>O</sub> = 100 mA, EN = 0 V	T <sub>J</sub> = 25°C		550		μΑ
			$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			850	P** 1
		I <sub>O</sub> = 200 mA, EN = 0 V	T <sub>J</sub> = 25°C		1300		μΑ
		, ,	$T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			1500	
Output voltage line regulation ( $\Delta V_O/V_O$ ) (see Notes 2 and 3)		$V_{O} + 1 V < V_{I} \le 7 V$	T <sub>J</sub> = 25°C		0.06		%/V
Load regulation					5		mV
Output noise voltage		BW = 300 Hz to 50 kHz, $T_J = 25^{\circ}C$	$C_O = 1 \mu F$ ,		190		μVrms
Output current Limit		VO = 0 V			500	750	mA
Thermal shutdown junction temperature					150		°C
		2.5 V < V <sub>I</sub> < 7 V, T <sub>J</sub> = 25°C	EN = V <sub>I</sub> ,			1	μΑ
Standby current		2.5 V < V <sub>I</sub> < 7 V, T <sub>J</sub> = -40°C to 125°C	EN = V <sub>I,</sub>			3	μА
High level enable input voltage				2			V
Low level enable input voltage						0.7	V
Language of (FAI)		EN = 0 V		-1		1	Δ.
Input current (EN)		EN = V <sub>I</sub>		-1		1	μΑ
Power supply ripple rejection (see Note 2	)	f = 100 Hz, T <sub>J</sub> = 25°C	$C_O = 1 \mu F$ ,		55		dB
	TD07400	I <sub>O</sub> = 200 mA,	T <sub>J</sub> = 25°C		180		
Dropout voltage (see Nate 4)	TPS7430	I <sub>O</sub> = 200 mA,	$T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$			350	m\/
Dropout voltage (see Note 4)	TPS7433	I <sub>O</sub> = 200 mA,	T <sub>J</sub> = 25°C		170		mV
	123/433	I <sub>O</sub> = 200 mA,	T <sub>J</sub> = -40°C to 125°C			315	

NOTES: 2. Minimum IN operating voltage is 2.5 V or VO(typ) + 1 V, whichever is greater. Maximum IN voltage 7 V.

 3. If V<sub>O</sub> = 1.5 V then V<sub>imax</sub> = 7 V, V<sub>imin</sub> = 2.5 V:
4. IN voltage equals V<sub>O</sub>(Typ) – 100 mV; TPS7430 and TPS7433 dropout limited by input voltage range limitations (i.e., TPS7430 input voltage needs to drop to 2.9 V for purpose of this test).

Line Reg. (mV) = 
$$(\%/V) \times \frac{V_O(V_{imax} - 2.5 \text{ V})}{100} \times 1000$$

If  $V_O \ge 2.5 \text{ V}$  then  $V_{imax} = 7 \text{ V}$ ,  $V_{imin} = V_O + 1 \text{ V}$ :

Line Reg. (mV) = 
$$(\%/V) \times \frac{V_O(V_{imax} - (V_O + 1 V))}{100} \times 1000$$





SLVS212 - DECEMBER 1999

## **Table of Graphs**


			FIGURE
V-	Output voltage	vs Output current	2, 3, 4
Vo	Output voltage	vs Junction temperature	5, 6
	Ground current	vs Junction temperature	7, 8
	Power supply ripple rejection	vs Frequency	12
	Output noise	vs Frequency	9
Zo	Output impedance	vs Frequency	10
VDO	Dropout voltage	vs Junction temperature	11
	Line transient response		13, 15
	Load transient response		14, 16
	Output voltage	vs Time	17
	(Stability) Equivalent series resistance (ESR)	vs Output current	19


#### **TYPICAL CHARACTERISTICS**







#### **TYPICAL CHARACTERISTICS**











**TPS7418** 




#### TYPICAL CHARACTERISTICS





**OUTPUT SPECTRAL NOISE DENSITY** 

# **OUTPUT IMPEDANCE FREQUENCY** 100 $V_{I} = 4.3 V$ $C_L = 1 \mu F$ : $C_I = 1 \mu F$ $I_0 = 1 \text{ mA}$ $T_A = 25^{\circ}C$ $Z_0-$ Output Impedance $-\Omega$ 10 $C_L = 1 \mu F$ 0.1 I<sub>O</sub> = 200 mA 0.01 0.01 0.1 100 1000 f - Frequency - kHz Figure 10



## TYPICAL CHARACTERISTICS

# **RIPPLE REJECTION FREQUENCY**






Figure 12







**TPS7418** 

Figure 14

#### TYPICAL CHARACTERISTICS








Figure 17



#### TYPICAL CHARACTERISTICS




Figure 18. Test Circuit for Typical Regions of Stability (Figure 19)

# TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR)†




Figure 19

<sup>†</sup> ESR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C<sub>O</sub>.



#### APPLICATION INFORMATION

The TPS74xx family includes five voltage regulators (1.5 V, 1.8 V, 2.5 V, 3 V, and 3.3 V).

#### minimum load requirements

The TPS74xx family is stable even at zero load; no minimum load is required for operation.

#### SENSE terminal connection

The SENSE terminal must be connected to the regulator output for proper functioning of the regulator. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit (remote sense) to improve performance at that point. Internally, SENSE connects to a high-impedance wide-bandwidth amplifier through a resistor-divider network and noise pickup feeds through to the regulator output. Routing the SENSE connection to minimize/avoid noise pickup is essential. Adding an RC network between SENSE and OUT to filter noise is not recommended because it can cause the regulator to oscillate.

#### external capacitor requirements

An input capacitor is not usually required; however, a ceramic bypass capacitor (1  $\mu$ F or larger) improves load transient response and noise rejection if the TPS74xx is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Like all low dropout regulators, the TPS74xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 1  $\mu$ F and the ESR (equivalent series resistance) must be at least 300 m $\Omega$ . Solid tantalum electrolytic and aluminum electrolytic are all suitable, provided they meet the requirements described previously.




Figure 20. Typical Application Circuit

#### regulator protection

The TPS74xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.



#### **APPLICATION INFORMATION**

#### regulator protection (continued)

The TPS74xx also features internal current limiting and thermal protection. During normal operation, the TPS74xx limits output current to approximately 500 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C (typ), regulator operation resumes.

#### power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of  $125^{\circ}$ C; the maximum junction temperature should be restricted to  $125^{\circ}$ C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_{D}$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$

Where

T<sub>J</sub>max is the maximum allowable junction temperature.

 $R_{\theta JA}$  is the thermal resistance junction-to-ambient for the package, i.e., 172°C/W for the 8-terminal SOIC.

T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using:

$$P_D = (V_I - V_O) \times I_O$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.



www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS7415D	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7415
TPS7415D.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7415
TPS7418D	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7418
TPS7418D.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7418
TPS7418DG4	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7418
TPS7425D	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7425
TPS7425D.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7425
TPS7430D	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7430
TPS7430D.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7430
TPS7433D	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7433
TPS7433D.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7433
TPS7433DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7433
TPS7433DR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7433

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025


#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7433DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7433DR	SOIC	D	8	2500	350.0	350.0	43.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

#### **TUBE**



\*All dimensions are nominal

Davisa	Daalaana Nama	Daalsana Tuna	Dina	CDO	1 (	VA/ (******	T ()	D ()
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS7415D	D	SOIC	8	75	505.46	6.76	3810	4
TPS7415D.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS7418D	D	SOIC	8	75	505.46	6.76	3810	4
TPS7418D.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS7418DG4	D	SOIC	8	75	505.46	6.76	3810	4
TPS7425D	D	SOIC	8	75	505.46	6.76	3810	4
TPS7425D.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS7430D	D	SOIC	8	75	505.46	6.76	3810	4
TPS7430D.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS7433D	D	SOIC	8	75	505.46	6.76	3810	4
TPS7433D.A	D	SOIC	8	75	505.46	6.76	3810	4



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated