
SPACE ELECTRONICS INC. SPACE PRODUCTS



8-Bit A/D Converter

7684RP



FEATURES:

- Total dose hardness typical 100 krad (Si); dependent upon orbit
- Single event effects:
 - No single event latchup > 120 MeV/mg/cm²
- Package:
 - 28 pin Rad-Pak® flat pack
 - 28 pin Rad-Pak® DIP
- High speed operation:
 - 0.001 to 15 MHz sampling rate
 - 1/2 LSB DNL to 10 MHz
- Monotonic; no missing codes
- High speed LC²MOS technology
 - Latchup free
 - Single power supply:

4 to 6 Volts

- Interface to any input range between GND and V_{DD}
- No sample/hold needed
- Low operating power: I_{CC} (max) = 90 mA

DESCRIPTION:

Space Electronics' 7684RP (RP for RAD-PAK®) high speed 8-bit CMOS analog to digital converter features a typical 100 kilorad (Si) total dose tolerance. Using SEi's radiation-hardened RAD-PAK® packaging technology, the 7684RP is a 28 pin, 8-bit CMOS high speed analog to digital converter, which is designed for precision applications in video and data acquisition requiring conversion rates to 10 MHz with differential linearity error less than 1/2 LSB and low power consumption. One unique feature about the 7684RP is the input architecture which actually eliminates the need for an input track and hold and allows full scale input ranges from 1.2 to 5 Volts peak-to-peak, referred to ground or offset. To get the desired input range, the user needs to simply set $V_{\text{DCC}}(-)$ and $V_{\text{DCC}}(+)$. The 7684RP includes 256 clocked comparators, encoders, 3-state output buffers, a reference resistor ladder and associated timing circuitry. An overflow bit or flag is available to make it possible to achieve 9-bit resolution by connecting two devices in parallel. There is no effect on the data bits when the flag is in normal mode. Capable of surviving space environments, the 7684RP is ideal for satellite, spacecraft, and space probe missions. The patented radiation hardened RAD-PAK® technology incorporates radiation shielding in the microcircuit package. It eliminates box shielding while providing required lifetime in orbit. This product is available with packaging and screening up to Class S.

Table 1. 7684RP PINOUT DESCRIPTION

Pin	Signal	DESCRIPTION		
1	CLK	Clock Input Pin		
2	DB7	Data Bit 7 (MSB)		
3	DB6	Data Bit 6		
4	DB5	Data Bit 5		
5	DB4	Data Bit 4		
6	1/4 R	1/4 of Resistance Ladder		
7	DV_DD	Power Supply of Digital Circuit		
8	DGND	Digital Ground		
9	3/4R	3/4 of Resistance Ladder		
10	DB3	Data Bit 3		
11	DB2	Data Bit 2		
12	DB1	Data Bit 1		
13	DB0	Data Bit 0 (LSB)		
14	OFW	Digital Output Overflow		
15	0E2	Output Enable Control Pin		
16	0E1	Output Enable Control Pin		
17	V _{REF(+)}	Positive Reference Voltage Pin		
18	AV_DD	Power Supply of Analog Circuit		
19	AGND	Analog Circuit Ground		
20	AGND	Analog Circuit Ground		
21	AV_{DD}	Power Supply of Analog Circuit		
22	1/2 R	Center of Resistance Ladder		
23	AV_DD	Power Supply of Analog Circuit		
24	AGND	Analog Ground		
25	AGND	Analog Ground		
26	AV_DD	Power Supply of Analog Circuit		
27	V _{REF(-)}	Negative Reference Voltage Pin		
28	V _{IN}	Analog Input		

TABLE 2. 7684RP ABSOLUTE MAXIMUM RATINGS 1,2,3

Parameter	Symbol	Min	Мах	Unit
V _{DD} to GND	V_{DD}		7	V
V _{REF(+)} & V _{REF(-)}		GND - 0.5	$V_{DD} + 0.5$	V
All Inputs	V _{IN}	GND - 0.5	$V_{DD} + 0.5$	V
All Outputs	V _{OUT}	GND - 0.5	$V_{DD} + 0.5$	V

0520.98Rev2

All data sheets are subject to change without notice

TABLE 2. 7684RP ABSOLUTE MAXIMUM RATINGS 1,2,3

Parameter	Symbol	Мім	Мах	Unit
Storage Temperature	T_{STG}	-65	150	0C
Operating Temperature	T _A	-55	125	oC

- 1. Operating at or beyond these limits may result in permanent damage to the device.
- 2. Normal operating is not guaranteed at these extremes.
- 3. $V_{\rm DD}$ refers to AV $_{\rm DD}$ and DV $_{\rm DD}$. GND refers to AGND and DGND.

TABLE 3. 7684RP ELECTRICAL CHARACTERISTICS 1,2

Parameter	Symbol	Min	Түр	Мах	Unit
Resolution		8			Bits
Sampling Rate	F _S	0.1		10	MHz
Differential Non-Linearity	DNL				LSB
@ 25°C		0.4		1.6	
@ T _{MIN} to T _{MAX}		0.6		2.1	
Integral Non-Linearity, (Relative Accuracy)	INL			1./	LSB
@ 25 °C				±1.6 ±2.1	
@ T _{MIN} to T _{MAX}	F70				1.00
Zero Scale Error	EZS		2		LSB
Full Scale Error	EFS		2		LSB
Dynamic Accuracy. Differential Non-Linearity	DNL		±0.3		LSB
Positive Ref. Voltage ³	V _{REF(+)}		==	AV_DD	V
Negative Ref. Voltage	V _{REF(-)}	AGND	==		V
Ladder Resistance	R_L				W
@ 25 °C		120		400	
@ T _{MIN} to T _{MAX}		90		430	
Ladder Temperature Coefficient ⁴	R _{TCO}			3000	ppm/ºC
Input Voltage Range	V _{IN}	V _{REF(-)}		V _{REF(+)}	V_{P-P}
Input Capacitance Sample ^{5,6}	C _{IN}		50		pF
Input Impedance ⁵	Z _{IN}		10		M $Ω$
Aperture Delay ⁵	t _{AP}		25		ns
Aperture Uncertainty (Jitter) ⁵	t _{AJ}			66	ps
Logical "1" Voltage	V _{IH}	3.5			V
Logical "0" Voltage	V _{IL}			1.5	V

TABLE 3. 7684RP ELECTRICAL CHARACTERISTICS 1,2

Parameter	Symbol	Min	Түр	Мах	Unit
Leakage Current 7 V $_{IN} = DGND$ to DV_{DD}	I _{IN}				μA
CLK				±100	
<u>0E1</u> 8		1		. 50	
		-1 -1		+50 +75	
T _{MIN} to T _{MAX} OE2 9		'		173	
@ 25 °C		-60		1	
T _{MIN} to T _{MA} X		-100		1	
Input Capacitance 5			5		pF
Clock Timing Duty Cycle 5			50		%
Logical "1" Voltage, I _{LOAD} = -1.0 mA	V _{OH}	4.3			V
Logical "0" Voltage, I _{LOAD} = -2.0 mA	V _{OL}			0.6	V
Output Capacitance 4,5	C_0		5		pF
Data Hold Time ^{4,5}	t _{HLD}		55		ns
Data Valid Delay ^{4,5}	t _{DL}		50		ns
Data Enable Delay ^{4,5}	t _{DEN}		40		ns
Data Trisate Delay ^{4,5}	t _{DHZ}		40		ns
Operating Voltage (AV _{DD} , DV _{DD}) ²	V_{DD}	4		6	V
Operating Current (AV _{DD} + DV _{DD}) ²	I _{DD}				mA
@ 25 °C				75	
@ T _{MIN} to T _{MAX}				90	

- 1. Unless otherwise noted: $AV_{DD} = DV_{DD} = 5V$, FS = 10 MHz (50% Duty Cycle), $V_{REF(+)} = 4.1V$, $V_{REF(-)} = AGND$, $T_A = 25$ °C.
- 2. T_{MIN} to $T_{MAX} = -55$ °C to 125 °C.
- 3. Values guaranteed for functionality.
- 4. Guaranteed by design.
- 5. Typical value at $T_A = 25$ °C.
- 6. Switched capcitor analog input required driver with low output resistance.
- 7. All inputs have diodes to DV_{DD} and DGND. Input $\overline{\text{OE1}}$ has internal pull down. Input $\overline{\text{OE2}}$ has internal pull up. Input DC currents will not exceed specified limits for any input voltage between DGND and DV_{DD}.
- 8. Internal resistor to GND biases unconnected input to active low logical level.
- 9. Internal resistor to $\mathrm{DV}_{\mathrm{DD}}$ biases unconnected input to active high logical level.

FIGURE 1. TIMING DIAGRAM




FIGURE 2. OUTPUT ENABLE/DISABLE TIMING DIAGRAM





FIGURE 3. DNL MEASUREMENT



Э

FIGURE 4. INL ERROR CALCULATION




FIGURE 5. FUNCTIONAL EQUIVALENT CIRCUIT AND INTERFACE TIMING






FIGURE 6. RELATIONSHIP OF DATA OF CLOCK



6

7648RP 8-BIT A/D CONVERTER



28 PIN FLAT PACKAGE

Symbol	DIMENSION				
	Min	Nom	Max		
А	0.190	0.207	0.224		
b	0.015	0.017	0.022		
С	0.004	0.005	0.009		
D		0.720	0.740		
E	0.380	0.410	0.420		
E1			0.440		
E2	0.180	0.250			
E3	0.030	0.080			
е	0.050 BSC				
L	0.390	0.400	0.410		
Q	0.062	0.073	0.081		
S1	0.000	0.027			
N	28				

F28-02 Note: All dimensions in inches

Important Notice:

These data sheets are created using the chip manufacturers published specifications. Space Electronics verifies functionality by testing key parameters either by 100% testing, sample testing or characterization.

The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Space Electronics assumes no responsibility for the use of this information.

Space Electronics' products are not authorized for use as critical components in life support devices or systems without express written approval from Space Electronics.

Any claim against Space Electronics Inc. must be made within 90 days from the date of shipment from Space Electronics. Space Electronics' liability shall be limited to replacement of defective parts.