Preferred Devices

Bias Resistor Transistors

PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

This new series of digital transistors is designed to replace a single device and its external resistor bias network. The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space. The device is housed in the SOT-23 package which is designed for low power surface mount applications.

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- The SOT-23 package can be soldered using wave or reflow. The modified gull-winged leads absorb thermal stress during soldering eliminating the possibility of damage to the die.
- Available in 8 mm embossed tape and reel. Use the Device Number to order the 7 inch/3000 unit reel. Replace "T1" with "T3" in the Device Number to order the 13 inch/10,000 unit reel.

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Collector-Base Voltage	VCBO	50	Vdc
Collector-Emitter Voltage	VCEO	50	Vdc
Collector Current	IC	100	mAdc

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Total Device Dissipation TA = 25°C Derate above 25°C	PD	246 (Note 1.) 400 (Note 2.) 1.5 (Note 1.) 2.0 (Note 2.)	mW °C/W
Thermal Resistance – Junction-to-Ambient	$R_{\theta JA}$	508 (Note 1.) 311 (Note 2.)	°C/W
Thermal Resistance – Junction-to-Lead	R_{θ} JL	174 (Note 1.) 208 (Note 2.)	°C/W
Junction and Storage Temperature Range	TJ, T _{stg}	-55 to +150	°C

- 1. FR-4 @ Minimum Pad
- 2. FR-4 @ 1.0 x 1.0 inch Pad




ON Semiconductor™

http://onsemi.com





MARKING DIAGRAM



A6x = Device Marking x = A - L (See Page 2) M = Date Code

DEVICE MARKING INFORMATION

See specific marking information in the device marking table on page 2 of this data sheet.

Preferred devices are recommended choices for future use and best overall value.

DEVICE MARKING AND RESISTOR VALUES

Device	Package	Marking	R1 (K)	R2 (K)	Shipping
MMUN2111LT1 MMUN2111LT3	SOT-23	A6A	10	10	3000/Tape & Reel 10,000/Tape & Reel
MMUN2112LT1 MMUN2112LT3	SOT-23	A6B	22	22	3000/Tape & Reel 10,000/Tape & Reel
MMUN2113LT1 MMUN2113LT3	SOT-23	A6C	47	47	3000/Tape & Reel 10,000/Tape & Reel
MMUN2114LT1 MMUN2114LT3	SOT-23	A6D	10	47	3000/Tape & Reel 10,000/Tape & Reel
MMUN2115LT1 (Note 3.) MMUN2115LT3	SOT-23	A6E	10	∞	3000/Tape & Reel 10,000/Tape & Reel
MMUN2116LT1 (Note 3.) MMUN2116LT3	SOT-23	A6F	4.7	∞	3000/Tape & Reel 10,000/Tape & Reel
MMUN2130LT1 (Note 3.) MMUN2130LT3	SOT-23	A6G	1.0	1.0	3000/Tape & Reel 10,000/Tape & Reel
MMUN2131LT1 (Note 3.) MMUN2131LT3	SOT-23	A6H	2.2	2.2	3000/Tape & Reel 10,000/Tape & Reel
MMUN2132LT1 (Note 3.) MMUN2132LT3	SOT-23	A6J	4.7	4.7	3000/Tape & Reel 10,000/Tape & Reel
MMUN2133LT1 (Note 3.) MMUN2133LT3	SOT-23	A6K	4.7	47	3000/Tape & Reel 10,000/Tape & Reel
MMUN2134LT1 (Note 3.) MMUN2134LT3	SOT-23	A6L	22	47	3000/Tape & Reel 10,000/Tape & Reel

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Collector-Base Cutoff Current (V _{CB} =	50 V, IE = 0)	ICBO	-	_	100	nAdc
Collector-Emitter Cutoff Current (V _{CE} = 50 V, I _B = 0)		ICEO	-	_	500	nAdc
Emitter-Base Cutoff Current (VEB = 6.0 V, I _C = 0)	MMUN2111LT1 MMUN2112LT1 MMUN2113LT1 MMUN2114LT1 MMUN2115LT1 MMUN2116LT1 MMUN2130LT1 MMUN2131LT1 MMUN2131LT1 MMUN2132LT1 MMUN2133LT1 MMUN2134LT1	IEBO	- - - - - - - -	- - - - - - -	0.5 0.2 0.1 0.2 0.9 1.9 4.3 2.3 1.5 0.18	mAdc
Collector-Base Breakdown Voltage (I _C = 10 μA, I _E = 0)		V(BR)CBO	50	-	-	Vdc
Collector-Emitter Breakdown Voltage (Note 4.) (I _C = 2.0 mA, I _B = 0)		V _(BR) CEO	50	_	_	Vdc

^{3.} New devices. Updated curves to follow in subsequent data sheets.

^{4.} Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted) (Continued)

Characteristic		Symbol	Min	Тур	Max	Unit
ON CHARACTERISTICS (Note 5.)						
DC Current Gain (V _{CE} = 10 V, I _C = 5.0 mA)	MMUN2111LT1 MMUN2112LT1 MMUN2113LT1 MMUN2114LT1 MMUN2115LT1 MMUN2116LT1 MMUN2130LT1 MMUN2131LT1 MMUN2132LT1 MMUN2133LT1 MMUN2133LT1 MMUN2133LT1	hFE	35 60 80 80 160 160 3.0 8.0 15 80	60 100 140 140 250 250 5.0 15 27 140	- - - - - - - -	
Collector-Emitter Saturation Voltage (I _C = 10 mA, I _E = 0.3 mA) (I _C = 10 mA, I _B = 5 mA) MMUN2130LT1/N (I _C = 10 mA, I _B = 1 mA) MMUN2115LT1/N MMUN2132LT1/MMUN2133LT1/N	/IMUN2116LT1/	VCE(sat)	-	-	0.25	Vdc
Output Voltage (on) $(V_{CC}=5.0 \text{ V}, V_{B}=2.5 \text{ V}, R_{L}=1.0 \text{ k}\Omega)$ $(V_{CC}=5.0 \text{ V}, V_{B}=3.5 \text{ V}, R_{L}=1.0 \text{ k}\Omega)$	MMUN2111LT1 MMUN2112LT1 MMUN2114LT1 MMUN2115LT1 MMUN2116LT1 MMUN2130LT1 MMUN2131LT1 MMUN2132LT1 MMUN2133LT1 MMUN2134LT1 MMUN2134LT1 MMUN2134LT1	VOL		- - - - - - -	0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2	Vdc
Output Voltage (off) $ (V_{CC} = 5.0 \text{ V}, V_{B} = 0.5 \text{ V}, R_{L} = 1.0 \text{ k}\Omega) $ $ (V_{CC} = 5.0 \text{ V}, V_{B} = 0.25 \text{ V}, R_{L} = 1.0 \text{ k}\Omega) $ $ (V_{CC} = 5.0 \text{ V}, V_{B} = 0.25 \text{ V}, R_{L} = 1.0 \text{ k}\Omega) $ $ (V_{CC} = 5.0 \text{ V}, V_{B} = 0.050 \text{ V}, R_{L} = 1.0 \text{ k}\Omega) $	MMUN2115LT1 MMUN2116LT1 MMUN2131LT1 MMUN2132LT1 MMUN2130LT1	VOH	4.9	-	-	Vdc
Input Resistor	MMUN2111LT1 MMUN2112LT1 MMUN2113LT1 MMUN2114LT1 MMUN2115LT1 MMUN2116LT1 MMUN2130LT1 MMUN2131LT1 MMUN2132LT1 MMUN2133LT1 MMUN2133LT1 MMUN2133LT1	R1	7.0 15.4 32.9 7.0 7.0 3.3 0.7 1.5 3.3 3.3 15.4	10 22 47 10 10 4.7 1.0 2.2 4.7 4.7	13 28.6 61.1 13 13 6.1 1.3 2.9 6.1 6.1 28.6	kΩ
Resistor Ratio MMUN2111LT1/MMUN2112L MMUN2114LT1 MMUN2115LT1/MMUN2116L MMUN2130LT1/MMUN2131L MMUN2133LT1	.T1	R ₁ /R ₂	0.8 0.17 - 0.8 0.055	1.0 0.21 - 1.0 0.1	1.2 0.25 - 1.2 0.185	

^{5.} Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2.0%

TYPICAL ELECTRICAL CHARACTERISTICS MMUN2111LT1





Figure 5. Output Current versus Input Voltage

 $\label{eq:lcharge} I_{C}, \text{COLLECTOR CURRENT (mA)}$ Figure 6. Input Voltage versus Output Current


TYPICAL ELECTRICAL CHARACTERISTICS MMUN2112LT1



 $\begin{array}{c} 1000 \\ \hline \\ 100 \\ \hline$

Figure 7. VCE(sat) versus IC

Figure 8. DC Current Gain






Figure 9. Output Capacitance

Figure 10. Output Current versus Input Voltage




Figure 11. Input Voltage versus Output Current

TYPICAL ELECTRICAL CHARACTERISTICS MMUN2113LT1




Figure 12. VCE(sat) versus IC

Figure 13. DC Current Gain




Figure 14. Output Capacitance

Figure 15. Output Current versus Input Voltage





Figure 16. Input Voltage versus Output Current

TYPICAL ELECTRICAL CHARACTERISTICS MMUN2114LT1


180



T_A = 75°C V_{CE} = 10 V hFE, DC CURRENT GAIN (NORMALIZED) 160 25°C 140 -25°C 120 100 80 60 40 20 10 15 20 40 50 60 70 80 90 100 2 4 IC, COLLECTOR CURRENT (mA)

Figure 17. VCE(sat) versus IC

Figure 18. DC Current Gain







Figure 19. Output Capacitance

Figure 20. Output Current versus Input Voltage






Figure 21. Input Voltage versus Output Current


Figure 22. Inexpensive, Unregulated Current Source

INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



SOT-23

SOT-23 POWER DISSIPATION

The power dissipation of the SOT–23 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient, and the operating temperature, T_A . Using the values provided on the data sheet for the SOT–23 package, P_D can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device which in this case is 225 milliwatts.

$$P_D = \frac{150^{\circ}C - 25^{\circ}C}{556^{\circ}C/W} = 225 \text{ milliwatts}$$

The 556°C/W for the SOT-23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 225 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes.
 Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.
- * Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. A solder stencil is required to screen the optimum amount of solder paste onto the footprint. The stencil is made of brass or stainless steel with a typical thickness of 0.008 inches.

The stencil opening size for the surface mounted package should be the same as the pad size on the printed circuit board, i.e., a 1:1 registration.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 7 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.





Figure 23. Typical Solder Heating Profile

PACKAGE DIMENSIONS

SOT-23 TO-236AB CASE 318-08 **ISSUE AF**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.1102	0.1197	2.80	3.04
В	0.0472	0.0551	1.20	1.40
С	0.0350	0.0440	0.89	1.11
D	0.0150	0.0200	0.37	0.50
G	0.0701	0.0807	1.78	2.04
Н	0.0005	0.0040	0.013	0.100
J	0.0034	0.0070	0.085	0.177
K	0.0140	0.0285	0.35	0.69
L	0.0350	0.0401	0.89	1.02
S	0.0830	0.1039	2.10	2.64
v	0.0177	0.0236	0.45	0.60

- STYLE 6:
 PIN 1. BASE
 2. EMITTER
 3. COLLECTOR



Thermal Clad is a trademark of the Bergquist Company.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.