SCAS004 - D2957, JULY 1987 - REVISED APRIL 1993

- 8-Latches in a Single Package
- 3-State Bus-Driving Inverting Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Flow-Through Architecture Optimizes
 PCB Layout
- Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
- EPIC[™] (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


description

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'AC11533 are transparent D-type latches. While the enable (C) is high, the \overline{Q} outputs will follow the complements of the (D) inputs. When the output control \overline{OC} is taken low, the \overline{Q} outputs will be latched. The 'AC11533 is functionally equivalent to the 'AC11373 except for having inverted outputs.

A buffered output-control (\overline{OC}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state,

54AC11533 . . . JT PACKAGE 74AC11533 . . . DW OR NT PACKAGE (TOP VIEW)



54AC11533 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.

The output control (\overline{OC}) does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The 54AC11533 is characterized for operation over the full military temperature range of -55° C to 125°C. The 74AC11533 is characterized for operation from -40° C to 85° C.


EPIC is a trademark of Texas Instruments Incorporated.



FUNCTION TABLE (each latch)


	INPUTS		OUTPUT
<u>oc</u>	С	D	Q
L	Н	Н	L
L	Н	L	Н
L	L	X	\overline{Q}_0
Н	X	Χ	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	\dots -0.5 V to V _{CC} + 0.5 V
Output voltage range, VO (see Note 1)	\dots -0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±200 mA
Storage temperature range	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



recommended operating conditions

			54	4AC1153	3	74	74AC11533		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3	5	5.5	3	5	5.5	V
		V _{CC} = 3 V	2.1			2.1			
V_{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		V _{CC} = 5.5 V	3.85			3.85			
		V _{CC} = 3 V			0.9			0.9	
V_{IL}	Low-level input voltage	V _{CC} = 4.5 V			1.35			1.35	V
		V _{CC} = 5.5 V			1.65			1.65	
VI	Input voltage		0		VCC	0		VCC	V
٧o	Output voltage		0		Vcc	0		VCC	V
		V _{CC} = 3 V			- 4			- 4	
IOH	High-level output current	$V_{CC} = 4.5 \text{ V}$			- 24			- 24	mA
		$V_{CC} = 5.5 \text{ V}$			-24			-24	
		V _{CC} = 3 V			12			12	
IOL	Low-level output current	V _{CC} = 4.5 V			24			24	mA
		V _{CC} = 5.5 V			24			24	
Δt/Δν	Input transition rise or fall rate		0		10	0		10	ns/V
TA	Operating free-air temperature		-55		125	- 40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		T _A = 25°C			54AC	11533	74AC1	LINUT	
PARAMETER		VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		3 V	2.9			2.9		2.9		
	I _{OH} = - 50 μA	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
Vo.,	I _{OH} = -4 mA	3 V	2.58			2.4		2.48		V
VOH	Jan - 24 mA	4.5 V	3.94			3.7		3.8		V
	$I_{OH} = -24 \text{ mA}$	5.5 V	4.94			4.7		4.8		
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	I _{OH} = -75 mA [†]	5.5 V						3.85		
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
		4.5 V			0.1		0.1		0.1	
		5.5 V			0.1		0.1		0.1	
\/-·	I _{OL} = 12 mA	3 V			0.36		0.5		0.44	V
VOL	L	4.5 V			0.36		0.5		0.44	V
	I _{OL} = 24 mA	5.5 V			0.36		0.5		0.44	
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65	
loz	$V_O = V_{CC}$ or GND	5.5 V			± 0.5		± 10		± 5	μΑ
ΙĮ	V _I = V _{CC} or GND	5.5 V			± 0.1		± 1		± 1	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		160		80	μΑ
C _i	$V_I = V_{CC}$ or GND	5 V		4						pF
Co	$V_O = V_{CC}$ or GND	5 V		10						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



54AC11533, 74AC11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SCAS004 - D2957, JULY 1987 - REVISED APRIL 1993

timing requirements (see Figure 1)

		V _{CC} T _A = 25		25°C 54AC11533		74AC11533		UNIT	
		V _{CC} RANGE	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
A Dulas duration Chief	$3.3\pm0.3~\text{V}$	5.5		5.5		5.5		ne	
t _W	t _w Pulse duration, C high	5 ± 0.5 V	4		4		4		ns
	Saturatima data hafara C	3.3 ± 0.3 V	4		4		4		20
t _{su}	t _{SU} Setup time, data before C	5 ± 0.5 V	3.5		3.5		3.5		ns
t _h Hold time, data after C↓	Hold time data ofter C	$3.3 \pm 0.3 \text{ V}$	2		2		2		
	Hold time, data after C↓	5 ± 0.5 V	2		2		2		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	չ = 25°C	;	54AC	11533	74AC1	1533	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
^t PLH	D	Iα	1.5	8.5	12.6	1.5	15.2	1.5	14.3	200	
^t PHL	D	Q	1.5	7.5	10.1	1.5	12	1.5	11.3	ns	
^t PLH	С	Any Q	1.5	10	14.5	1.5	17.6	1.5	16.5	ns	
^t PHL	C	Any Q	Ally Q	1.5	9.5	12.8	1.5	15.2	1.5	14.3	115
^t PZH		A -	1.5	9	13.1	1.5	15.7	1.5	14.7	20	
^t PZL	<u>oc</u>	Any Q	1.5	8.5	11.6	1.5	14.1	1.5	13.1	ns	
^t PHZ	oc	A -	1.5	9.5	12	1.5	13.2	1.5	12.8	200	
^t PLZ	OC	Any Q	1.5	7.5	10.2	1.5	11.4	1.5	11	ns	


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	Վ = 25° C	;	54AC1	11533	74AC1	1533	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	Īα	1.5	5.5	8.4	1.5	10.6	1.5	9.8	20
^t PHL		Q	1.5	5	7.1	1.5	8.6	1.5	8	ns
t _{PLH}	С	A -	1.5	6.5	10	1.5	12.1	1.5	11.3	20
^t PHL		Any Q	1.5	6.5	9.1	1.5	11	1.5	10.3	ns
^t PZH		A -	1.5	6.5	9.5	1.5	11.7	1.5	10.8	ns
t _{PZL}	oc	Any Q	1.5	6	8.6	1.5	10.9	1.5	9.7	115
^t PHZ		A -	1.5	8.5	10.7	1.5	11.7	1.5	11.4	20
tPLZ	oc	Any Q	1.5	6	8.2	1.5	9.3	1.5	8.9	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C


PARAMETER			TEST CONDITIONS	TYP	UNIT
C .	Power dissipation capacitance per latch	Outputs enabled	C ₁ = 50 pF. f = 1 MHz	55	pF
Cpd	Power dissipation capacitance per laten	Outputs disabled	$C_L = 50 \text{ pr}, \Gamma = \Gamma \text{ IVIHZ}$	44	pΓ


PARAMETER MEASUREMENT INFORMATION




TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2×V _{CC}
tPHZ/tPZH	GND

LOAD CIRCUIT





VOLTAGE WAVEFORMS



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated