64 Mbit (x16) Multi-Purpose Flash Plus SST39VF6401B / SST39VF6402B



Data Sheet

FEATURES:

- Organized as 4M x16
- Single Voltage Read and Write Operations
 - 2.7-3.6V
- Superior Reliability
 - Endurance: 100,000 Cycles (Typical)
 - Greater than 100 years Data Retention
- Low Power Consumption (typical values at 5 MHz)
 - Active Current: 9 mA (typical)
 - Standby Current: 3 μA (typical)
 - Auto Low Power Mode: 3 μA (typical)
- Hardware Block-Protection/WP# Input Pin
 - Top Block-Protection (top 32 KWord) for SST39VF6402B
 - Bottom Block-Protection (bottom 32 KWord) for SST39VF6401B
- Sector-Erase Capability
 - Uniform 2 KWord sectors
- Block-Erase Capability
 - Uniform 32 KWord blocks
- Chip-Erase Capability
- Erase-Suspend/Erase-Resume Capabilities
- Hardware Reset Pin (RST#)
- Security-ID Feature
 - SST: 128 bits; User: 128 bits

Fast Read Access Time:

- 70 ns
- 90 ns
- Latched Address and Data
- Fast Erase and Word-Program:
 - Sector-Erase Time: 18 ms (typical)
 - Block-Erase Time: 18 ms (typical)
 - Chip-Erase Time: 40 ms (typical)
 - Word-Program Time: 7 μs (typical)
- Automatic Write Timing
 - Internal V_{PP} Generation
- End-of-Write Detection
 - Toggle Bits
 - Data# Polling
- CMOS I/O Compatibility
- JEDEC Standard
 - Flash EEPROM Pin Assignments
 - Software command sequence compatibility
 - Address format is 11 bits. A₁₀-A₀
 - Block-Erase 6th Bus Write Cycle is 30H
 - Sector-Erase 6th Bus Write Cycle is 50H
- Packages Available
 - 48-lead TSOP (12mm x 20mm)
 - 48-ball TFBGA (8mm x 10mm)
- All non-Pb (lead-free) devices are RoHS compliant

PRODUCT DESCRIPTION

The SST39VF640xB devices are 4M x16 CMOS Multi-Purpose Flash Plus (MPF+) manufactured with SST's proprietary, high-performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39VF640xB write (Program or Erase) with a 2.7-3.6V power supply. These devices conform to JEDEC standard pin assignments for x16 memories.

Featuring high performance Word-Program, the SST39VF640xB devices provide a typical Word-Program time of 7 µsec. These devices use Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent write, they have on-chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, these devices are offered with a guaranteed typical endurance of 100,000 cycles. Data retention is rated at greater than 100 years.

The SST39VF640xB devices are suited for applications that require convenient and economical updating of program,

configuration, or data memory. For all system applications, they significantly improve performance and reliability, while lowering power consumption. They inherently use less energy during Erase and Program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. These devices also improve flexibility while lowering the cost for program, data, and configuration storage applications.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet high-density, surface mount requirements, the SST39VF640xB devices are offered in 48-lead TSOP and 48-ball TFBGA packages. See Figures 1 and 2 for pin assignments.





Device Operation

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

The SST39VF640xB also have the **Auto Low Power** mode which puts the device in a near standby mode after data has been accessed with a valid Read operation. This reduces the I_{DD} active read current from typically 9 mA to typically 3 μA . The Auto Low Power mode reduces the typical I_{DD} active read current to the range of 2 mA/MHz of Read cycle time. The device exits the Auto Low Power mode with any address transition or control signal transition used to initiate another Read cycle, with no access time penalty. Note that the device does not enter Auto-Low Power mode after power-up with CE# held steadily low, until the first address transition or CE# is driven high.

Read

The Read operation of the SST39VF640xB is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 3).

Word-Program Operation

The SST39VF640xB are programmed on a word-by-word basis. Before programming, the sector where the word exists must be fully erased. The Program operation is accomplished in three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load word address and word data. During the Word-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed within 10 μs. See Figures 4 and 5 for WE# and CE# controlled Program operation timing diagrams and Figure 19 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks.

Any commands issued during the internal Program operation are ignored. During the command sequence, WP# should be statically held high or low.

Sector/Block-Erase Operation

The Sector- (or Block-) Erase operation allows the system to erase the device on a sector-by-sector (or block-byblock) basis. The SST39VF640xB offer both Sector-Erase and Block-Erase mode. The sector architecture is based on uniform sector size of 2 KWord. The Block-Erase mode is based on uniform block size of 32 KWord. The Sector-Erase operation is initiated by executing a six-byte command sequence with Sector-Erase command (50H) and sector address (SA) in the last bus cycle. The Block-Erase operation is initiated by executing a six-byte command sequence with Block-Erase command (30H) and block address (BA) in the last bus cycle. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (50H or 30H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase operation can be determined using either Data# Polling or Toggle Bit methods. See Figures 9 and 10 for timing waveforms and Figure 23 for the flowchart. Any commands issued during the Sector- or Block-Erase operation are ignored. When WP# is low, any attempt to Sector-(Block-) Erase the protected block will be ignored. During the command sequence, WP# should be statically held high or low.

Erase-Suspend/Erase-Resume Commands

The Erase-Suspend operation temporarily suspends a Sector- or Block-Erase operation thus allowing data to be read from any memory location, or program data into any sector/block that is not suspended for an Erase operation. The operation is executed by issuing one byte command sequence with Erase-Suspend command (B0H). The device automatically enters read mode typically within 20 μs after the Erase-Suspend command had been issued. Valid data can be read from any sector or block that is not suspended from an Erase operation. Reading at address location within erase-suspended sectors/blocks will output DQ2 toggling and DQ6 at "1". While in Erase-Suspend mode, a Word-Program operation is allowed except for the sector or block selected for Erase-Suspend.

To resume Sector-Erase or Block-Erase operation which has been suspended the system must issue Erase Resume command. The operation is executed by issuing one byte command sequence with Erase Resume command (30H) at any address in the last Byte sequence.



Chip-Erase Operation

The SST39VF640xB provide a Chip-Erase operation, which allows the user to erase the entire memory array to the "1" state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a six-byte command sequence with Chip-Erase command (10H) at address 555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 6 for the command sequence, Figure 9 for timing diagram, and Figure 23 for the flowchart. Any commands issued during the Chip-Erase operation are ignored. When WP# is low, any attempt to Chip-Erase will be ignored. During the command sequence, WP# should be statically held high or low.

Write Operation Status Detection

The SST39VF640xB provide two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system write cycle time. The software detection includes two status bits: Data# Polling (DQ $_7$) and Toggle Bit (DQ $_6$). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ_7 or DQ_6 . In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

Data# Polling (DQ₇)

When the SST39VF640xB are in the internal Program operation, any attempt to read DQ $_7$ will produce the complement of the true data. Once the Program operation is completed, DQ $_7$ will produce true data. Note that even though DQ $_7$ may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1 μ s. During internal Erase operation, any attempt to read DQ $_7$ will produce a '0'. Once the internal Erase operation is completed, DQ $_7$ will produce a

'1'. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 6 for Data# Polling timing diagram and Figure 20 for a flowchart.

Toggle Bits (DQ6 and DQ2)

During the internal Program or Erase operation, any consecutive attempts to read DQ_6 will produce alternating "1"s and "0"s, i.e., toggling between 1 and 0. When the internal Program or Erase operation is completed, the DQ_6 bit will stop toggling. The device is then ready for the next operation. For Sector-, Block-, or Chip-Erase, the toggle bit (DQ_6) is valid after the rising edge of sixth WE# (or CE#) pulse. DQ_6 will be set to "1" if a Read operation is attempted on an Erase-Suspended Sector/Block. If Program operation is initiated in a sector/block not selected in Erase-Suspend mode, DQ_6 will toggle.

An additional Toggle Bit is available on DQ_2 , which can be used in conjunction with DQ_6 to check whether a particular sector is being actively erased or erase-suspended. Table 1 shows detailed status bits information. The Toggle Bit (DQ_2) is valid after the rising edge of the last WE# (or CE#) pulse of Write operation. See Figure 7 for Toggle Bit timing diagram and Figure 20 for a flowchart.

TABLE 1: WRITE OPERATION STATUS

Status		DQ ₇	DQ ₆	DQ ₂
Normal Operation	Standard Program	DQ ₇ #	Toggle	No Toggle
	Standard Erase	0	Toggle	Toggle
Erase- Suspend Mode	Read from Erase-Suspended Sector/Block	1	1	Toggle
	Read from Non- Erase-Suspended Sector/Block	Data	Data	Data
	Program	DQ ₇ #	Toggle	N/A

T1.0 1288

Note: DQ₇ and DQ₂ require a valid address when reading status information.



Data Protection

The SST39VF640xB provide both hardware and software features to protect nonvolatile data from inadvertent writes.

Hardware Data Protection

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a write cycle.

 V_{DD} Power Up/Down Detection: The Write operation is inhibited when V_{DD} is less than 1.5V.

<u>Write Inhibit Mode:</u> Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

Hardware Block Protection

The SST39VF6402B support top hardware block protection, which protects the top 32 KWord block of the device. The SST39VF6401B support bottom hardware block protection, which protects the bottom 32 KWord block of the device. The Boot Block address ranges are described in Table 2. Program and Erase operations are prevented on the 32 KWord when WP# is low. If WP# is left floating, it is internally held high via a pull-up resistor, and the Boot Block is unprotected, enabling Program and Erase operations on that block.

TABLE 2: BOOT BLOCK ADDRESS RANGES

Product	Address Range
Bottom Boot Block	
SST39VF6401B	000000H-007FFFH
Top Boot Block	
SST39VF6402B	3F8000H-3FFFFFH

T2.0 1288

Hardware Reset (RST#)

The RST# pin provides a hardware method of resetting the device to read array data. When the RST# pin is held low for at least T_{RP} , any in-progress operation will terminate and return to Read mode. When no internal Program/Erase operation is in progress, a minimum period of T_{RHR} is required after RST# is driven high before a valid Read can take place (see Figure 15).

The Erase or Program operation that has been interrupted needs to be reinitiated after the device resumes normal operation mode to ensure data integrity.

Software Data Protection (SDP)

The SST39VF640xB provide the JEDEC approved Software Data Protection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte sequence. These devices are shipped with the Software Data Protection permanently enabled. See Table 6 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to read mode within $T_{\rm RC}$. The contents of DQ_{15} - DQ_{8} can be $V_{\rm IL}$ or $V_{\rm IH}$, but no other value, during any SDP command sequence.

Common Flash Memory Interface (CFI)

The SST39VF640xB also contain the CFI information to describe the characteristics of the device. In order to enter the CFI Query mode, the system must write three-byte sequence, same as product ID entry command with 98H (CFI Query command) to address 555H in the last byte sequence. Once the device enters the CFI Query mode, the system can read CFI data at the addresses given in Tables 7 through 9. The system must write the CFI Exit command to return to Read mode from the CFI Query mode.

64 Mbit Multi-Purpose Flash Plus SST39VF6401B / SST39VF6402B



Data Sheet

Product Identification

The Product Identification mode identifies the devices as the SST39VF6401B and SST39VF6402B, and the manufacturer as SST. This mode may be accessed through software operations. Users may use the Software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Table 6 for software operation, Figure 11 for the Software ID Entry and Read timing diagram and Figure 21 for the Software ID Entry command sequence flowchart.

TABLE 3: PRODUCT IDENTIFICATION

	Address	Data
Manufacturer's ID	0000H	BFH
Device ID		
SST39VF6401B	0001H	236DH
SST39VF6402B	0001H	236CH

T3.0 1288

Product Identification Mode Exit/ CFI Mode Exit

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read mode. This command may also be used to reset the device to the Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally, e.g., not read correctly. Please note that the Software ID Exit/ CFI Exit command is ignored during an internal Program or Erase operation. See Table 6 for software command codes, Figure 13 for timing waveform, and Figures 21 and 22 for flowcharts.


Security ID

The SST39VF640xB devices offer a 256-bit Security ID space. The Secure ID space is divided into two 128-bit segments - one factory programmed segment and one user programmed segment. The first segment is programmed and locked at SST with a random 128-bit number. The user segment is left un-programmed for the customer to program as desired.

To program the user segment of the Security ID, the user must use the Security ID Word-Program command. To detect end-of-write for the SEC ID, read the toggle bits. Do not use Data# Polling. Once this is complete, the Sec ID should be locked using the User Sec ID Program Lock-Out. This disables any future corruption of this space. Note that regardless of whether or not the Sec ID is locked, neither Sec ID segment can be erased.

The Secure ID space can be queried by executing a threebyte command sequence with Enter Sec ID command (88H) at address 555H in the last byte sequence. To exit this mode, the Exit Sec ID command should be executed. Refer to Table 6 for more details.








FIGURE 1: PIN ASSIGNMENTS FOR 48-LEAD TSOP

©2006 Silicon Storage Technology, Inc. S71288-02-000 7/06






FIGURE 2: PIN ASSIGNMENTS FOR 48-BALL TFBGA

TABLE 4: PIN DESCRIPTION

Symbol	Pin Name	Functions
A _{MS} ¹ -A ₀	Address Inputs	To provide memory addresses.
		During Sector-Erase A _{MS} -A ₁₁ address lines will select the sector. During Block-Erase A _{MS} -A ₁₅ address lines will select the block.
DQ ₁₅ -DQ ₀	Data Input/output	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a Write cycle. The outputs are in tri-state when OE# or CE# is high.
WP#	Write Protect	To protect the top/bottom boot block from Erase/Program operation when grounded.
RST#	Reset	To reset and return the device to Read mode.
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the Write operations.
V_{DD}	Power Supply	To provide power supply voltage: 2.7-3.6V
V_{SS}	Ground	
NC	No Connection	Unconnected pins.

^{1.} $A_{MS} = Most$ significant address $A_{MS} = A_{21}$ for SST39VF640xB

T4.0 1288



TABLE 5: OPERATION MODES SELECTION

Mode	CE#	OE#	WE#	DQ	Address
Read	V_{IL}	V_{IL}	V _{IH}	D _{OUT}	A _{IN}
Program	V_{IL}	V_{IH}	V_{IL}	D _{IN}	A _{IN}
Erase	V_{IL}	V_{IH}	V_{IL}	X ¹	Sector or block address, XXH for Chip-Erase
Standby	V_{IH}	X	Х	High Z	X
Write Inhibit	Х	V_{IL}	X	High Z/ D _{OUT}	X
	Х	X	V_{IH}	High Z/ D _{OUT}	X
Product Identification					
Software Mode	V_{IL}	V_{IL}	V_{IH}		See Table 6

1. X can be V_{IL} or V_{IH} , but no other value.

T5.0 1288

64 Mbit Multi-Purpose Flash Plus SST39VF6401B / SST39VF6402B



Data Sheet

TABLE 6: SOFTWARE COMMAND SEQUENCE

Command Sequence	1st Bus Write Cycle		2nd Bus Write Cycle		3rd Bus Write Cycle		4th Bus Write Cycle		5th Bus Write Cycle		6th Bus Write Cycle	
	Addr ¹	Data ²	Addr ¹	Data ²								
Word-Program	555H	AAH	2AAH	55H	555H	A0H	WA ³	Data				
Sector-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA _X ⁴	50H
Block-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	BA _X ⁴	30H
Chip-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Erase-Suspend	XXXXH	ВОН										
Erase-Resume	XXXXH	30H										
Query Sec ID ⁵	555H	AAH	2AAH	55H	555H	88H						
User Security ID Word-Program	555H	AAH	2AAH	55H	555H	A5H	WA ⁶	Data				
User Security ID Program Lock-Out	555H	AAH	2AAH	55H	555H	85H	XXH ⁶	0000H				
Software ID Entry ^{7,8}	555H	AAH	2AAH	55H	555H	90H						
CFI Query Entry	555H	AAH	2AAH	55H	555H	98H						
Software ID Exit ^{9,10} /CFI Exit/Sec ID Exit	555H	AAH	2AAH	55H	555H	F0H						
Software ID Exit ^{9,10} /CFI Exit/Sec ID Exit	XXH	F0H										

T6.0 1288

- 1. Address format A_{10} - A_0 (Hex).
 - Addresses A₁₁- A₂₁ can be V_{IL} or V_{IH}, but no other value, for Command sequence for SST39VF640xB.
- 2. DQ_{15} - DQ_{8} can be V_{IL} or V_{IH} , but no other value, for Command sequence
- 3. WA = Program Word address
- 4. SA_X for Sector-Erase; uses A_{MS}-A₁₁ address lines

BAx, for Block-Erase; uses A_{MS}-A₁₅ address lines

A_{MS} = Most significant address

 $A_{MS} = A_{21}$ for SST39VF640xB

5. With A_{MS} - A_4 = 0; Sec ID is read with A_3 - A_0 ,

SST ID is read with $A_3 = 0$ (Address range = 000000H to 000007H),

User ID is read with $A_3 = 1$ (Address range = 000010H to 000017H).

Lock Status is read with A_7 - A_0 = 0000FFH. Unlocked: DQ_3 = 1 / Locked: DQ_3 = 0.

- 6. Valid Word-Addresses for Sec ID are from 000000H-000007H and 000010H-000017H.
- 7. The device does not remain in Software Product ID Mode if powered down.
- 8. With A_{MS} - A_1 =0; SST Manufacturer ID = 00BFH, is read with A_0 = 0,

SST39VF6401B Device ID = 236DH, is read with A_0 = 1, SST39VF6402B Device ID = 236CH, is read with A_0 = 1.

A_{MS} = Most significant address

 $A_{MS} = A_{21}$ for SST39VF640xB

- 9. Both Software ID Exit operations are equivalent
- 10. If users never lock after programming, Sec ID can be programmed over the previously unprogrammed bits (data=1) using the Sec ID mode again (the programmed "0" bits cannot be reversed to "1"). Valid Word-Addresses for Sec ID are from 000000H-000007H and 000010H-000017H.



TABLE 7: CFI QUERY IDENTIFICATION STRING¹ FOR SST39VF640xB

Address	Data	Data
10H	0051H	Query Unique ASCII string "QRY"
11H	0052H	
12H	0059H	
13H	0002H	Primary OEM command set
14H	0000H	
15H	0000H	Address for Primary Extended Table
16H	0000H	
17H	0000H	Alternate OEM command set (00H = none exists)
18H	0000H	
19H	0000H	Address for Alternate OEM extended Table (00H = none exits)
1AH	0000H	

^{1.} Refer to CFI publication 100 for more details.

T7.0 1288

TABLE 8: SYSTEM INTERFACE INFORMATION FOR SST39VF640xB

Address	Data	Data
1BH	0027H	V _{DD} Min (Program/Erase)
		DQ ₇ -DQ ₄ : Volts, DQ ₃ -DQ ₀ : 100 millivolts
1CH	0036H	V _{DD} Max (Program/Erase) DQ ₇ -DQ ₄ : Volts, DQ ₃ -DQ ₀ : 100 millivolts
1DH	0000H	V_{PP} min. (00H = no V_{PP} pin)
1EH	0000H	V_{PP} max. (00H = no V_{PP} pin)
1FH	0003H	Typical time out for Word-Program 2^N µs ($2^3 = 8$ µs)
20H	0000H	Typical time out for min. size buffer program $2^{N} \mu s$ (00H = not supported)
21H	0004H	Typical time out for individual Sector/Block-Erase 2 ^N ms (2 ⁴ = 16 ms)
22H	0005H	Typical time out for Chip-Erase 2 ^N ms (2 ⁵ = 32 ms)
23H	0001H	Maximum time out for Word-Program 2^N times typical ($2^1 \times 2^3 = 16 \mu s$)
24H	0000H	Maximum time out for buffer program 2 ^N times typical
25H	0001H	Maximum time out for individual Sector/Block-Erase 2 ^N times typical (2 ¹ x 2 ⁴ = 32 ms)
26H	0001H	Maximum time out for Chip-Erase 2 ^N times typical (2 ¹ x 2 ⁵ = 64 ms)

T8.0 1288

TABLE 9: DEVICE GEOMETRY INFORMATION FOR SST39VF640xB

Address	Data	Data
27H	0017H	Device size = 2^N Bytes (17H = 23; 2^{23} = 8 MByte)
28H	0001H	Flash Device Interface description; 0001H = x16-only asynchronous interface
29H	0000H	
2AH	0000H	Maximum number of bytes in multi-byte write = 2 ^N (00H = not supported)
2BH	0000H	
2CH	0002H	Number of Erase Sector/Block sizes supported by device
2DH	00FFH	Sector Information (y + 1 = Number of sectors; z x 256B = sector size)
2EH	0007H	y = 2047 + 1 = 2048 sectors (07FFH = 2047)
2FH	0010H	
30H	0000H	z = 16 x 256 Bytes = 4 KBytes/sector (0010H = 16)
31H	007FH	Block Information (y + 1 = Number of blocks; z x 256B = block size)
32H	0000H	y =127 + 1 = 128 blocks (007FH = 127)
33H	0000H	
34H	0001H	z = 256 x 256 Bytes = 64 KBytes/block (0100H = 256)

T9.0 1288

64 Mbit Multi-Purpose Flash Plus SST39VF6401B / SST39VF6402B



Data Sheet

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to V _{DD} +0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	2.0V to V _{DD} +2.0V
Voltage on A ₉ Pin to Ground Potential	0.5V to 13.2V
Package Power Dissipation Capability (T _A = 25°C)	1.0W
Surface Mount Solder Reflow Temperature ¹	260°C for 10 seconds
Output Short Circuit Current ²	50 mA

^{1.} Excluding certain with-Pb 32-PLCC units, all packages are 260°C capable in both non-Pb and with-Pb solder versions. Certain with-Pb 32-PLCC package types are capable of 240°C for 10 seconds; please consult the factory for the latest information.

OPERATING RANGE

Range	Ambient Temp	V_{DD}		
Commercial	0°C to +70°C	2.7-3.6V		
Industrial	-40°C to +85°C	2.7-3.6V		

AC CONDITIONS OF TEST

Input Rise/Fall Time	5 ns
Output Load	$C_L = 30 pF$
See Figures 17 and 18	

^{2.} Outputs shorted for no more than one second. No more than one output shorted at a time.



TABLE 10: DC OPERATING CHARACTERISTICS V_{DD} = 2.7-3.6V¹

			Limits		
Symbol	Parameter	Min	Max	Units	Test Conditions
I _{DD}	Power Supply Current				Address input=V _{ILT} /V _{IHT} ² , at f=5 MHz, V _{DD} =V _{DD} Max
	Read ³		18	mA	CE#=V _{IL} , OE#=WE#=V _{IH} , all I/Os open
	Program and Erase		35	mA	CE#=WE#=V _{IL} , OE#=V _{IH}
I _{SB}	Standby V _{DD} Current		20	μA	CE#=V _{IHC} , V _{DD} =V _{DD} Max
I _{ALP}	Auto Low Power		20	μA	CE#=V _{ILC} , V _{DD} =V _{DD} Max All inputs=V _{SS} or V _{DD} , WE#=V _{IHC}
ILI	Input Leakage Current		1	μA	V _{IN} =GND to V _{DD} , V _{DD} =V _{DD} Max
I _{LIW}	Input Leakage Current on WP# pin and RST#		10	μA	WP#=GND to V _{DD} or RST#=GND to V _{DD}
I _{LO}	Output Leakage Current		10	μΑ	V_{OUT} =GND to V_{DD} , V_{DD} = V_{DD} Max
V _{IL}	Input Low Voltage		0.8	V	V _{DD} =V _{DD} Min
V _{ILC}	Input Low Voltage (CMOS)		0.3	V	V _{DD} =V _{DD} Max
V_{IH}	Input High Voltage	$0.7V_{ m DD}$		V	V _{DD} =V _{DD} Max
V_{IHC}	Input High Voltage (CMOS)	V_{DD} -0.3		V	V _{DD} =V _{DD} Max
V _{OL}	Output Low Voltage		0.2	V	I _{OL} =100 μA, V _{DD} =V _{DD} Min
V_{OH}	Output High Voltage	V _{DD} -0.2		V	I _{OH} =-100 μA, V _{DD} =V _{DD} Min

T10.0 1288

TABLE 11: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
T _{PU-READ} ¹	Power-up to Read Operation	100	μs
T _{PU-WRITE} ¹	Power-up to Program/Erase Operation	100	μs

T11.0 1288

TABLE 12: CAPACITANCE (T_A = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C _{I/O} ¹	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C _{IN} ¹	Input Capacitance	$V_{IN} = 0V$	6 pF

T12.0 1288

TABLE 13: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END} ^{1,2}	Endurance	10,000	Cycles	JEDEC Standard A117
T _{DR} ¹	Data Retention	100	Years	JEDEC Standard A103
I _{LTH} ¹	Latch Up	100 + I _{DD}	mA	JEDEC Standard 78

T13.0 1288

©2006 Silicon Storage Technology, Inc. S71288-02-000 12

^{1.} Typical conditions for the Active Current shown on the front page of the data sheet are average values at 25°C (room temperature), and $V_{DD} = 3V$. Not 100% tested.

^{2.} See Figure 17

^{3.} The I_{DD} current listed is typically less than 2mA/MHz, with OE# at V_{IH} . Typical V_{DD} is 3V.

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

^{2.} N_{END} endurance rating is qualified as a 10,000 cycle minimum for the whole device. A sector- or block-level rating would result in a higher minimum specification.



AC CHARACTERISTICS

TABLE 14: READ CYCLE TIMING PARAMETERS V_{DD} = 2.7-3.6V

			SST39VF640xB-70		SST39VF640xB-90	
Symbol	Parameter	Min	Max	Min	Max	Units
T _{RC}	Read Cycle Time	70		90		ns
T _{CE}	Chip Enable Access Time		70		90	ns
T _{AA}	Address Access Time		70		90	ns
T _{OE}	Output Enable Access Time		35		45	ns
T _{CLZ} ¹	CE# Low to Active Output	0		0		ns
T _{OLZ} ¹	OE# Low to Active Output	0		0		ns
T _{CHZ} ¹	CE# High to High-Z Output		20		30	ns
T _{OHZ} ¹	OE# High to High-Z Output		20		30	ns
T _{OH} ¹	Output Hold from Address Change	0		0		ns
T _{RP} ¹	RST# Pulse Width	500		500		ns
T _{RHR} ¹	RST# High before Read	50		50		ns
T _{RY} ^{1,2}	RST# Pin Low to Read Mode		20		20	μs

T14.0 1288

TABLE 15: PROGRAM/ERASE CYCLE TIMING PARAMETERS

Symbol	Parameter	Min	Max	Units
T _{BP}	Word-Program Time		10	μs
T _{AS}	Address Setup Time	0		ns
T _{AH}	Address Hold Time	30		ns
T _{CS}	WE# and CE# Setup Time	0		ns
T _{CH}	WE# and CE# Hold Time	0		ns
T _{OES}	OE# High Setup Time	0		ns
T _{OEH}	OE# High Hold Time	10		ns
T _{CP}	CE# Pulse Width	40		ns
T _{WP}	WE# Pulse Width	40		ns
T _{WPH} ¹	WE# Pulse Width High	30		ns
T _{CPH} ¹	CE# Pulse Width High	30		ns
T _{DS}	Data Setup Time	30		ns
T _{DH} ¹	Data Hold Time	0		ns
T _{IDA} ¹	Software ID Access and Exit Time		150	ns
T _{SE}	Sector-Erase		25	ms
T _{BE}	Block-Erase		25	ms
T _{SCE}	Chip-Erase		50	ms


T15.0 1288

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

^{2.} This parameter applies to Sector-Erase, Block-Erase, and Program operations. This parameter does not apply to Chip-Erase operations.


^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.





Note: $A_{MS} = Most significant address$ $A_{MS} = A_{21}$ for SST39VF640xB

FIGURE 3: READ CYCLE TIMING DIAGRAM




Note: A_{MS} = Most significant address $A_{MS} = A_{21}$ for SST39VF640xB

WP# must be held in proper logic state (V_{IL} or V_{IH}) 1 μs prior to and 1 μs after the command sequence. X can be V_{IL} or V_{IH}, but no other value.

FIGURE 4: WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM

©2006 Silicon Storage Technology, Inc. S71288-02-000 7/06 14






Note: $A_{MS} = Most$ significant address $A_{MS} = A_{21}$ for SST39VF640xB

WP# must be held in proper logic state (V_{IL} or V_{IH}) 1 μs prior to and 1 μs after the command sequence. X can be V_{IL} or V_{IH} , but no other value.


FIGURE 5: CE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM



Note: $A_{MS} = Most$ significant address $A_{MS} = A_{21}$ for SST39VF640xB


FIGURE 6: DATA# POLLING TIMING DIAGRAM





Note: $A_{MS} = Most$ significant address $A_{MS} = A_{21}$ for SST39VF640xB

FIGURE 7: TOGGLE BITS TIMING DIAGRAM



Note: This device also supports CE# controlled Chip-Erase operation The WE# and CE# signals are interchangeable as long as minimum timings are met. (See Table 15)

 A_{MS} = Most significant address


 $A_{MS} = A_{21}$ for SST39VF640xB

WP# must be held in proper logic state (V_{IL} or V_{IH}) 1 µs prior to and 1 µs after the command sequence.

X can be V_{IL} or V_{IH}, but no other value.

FIGURE 8: WE# CONTROLLED CHIP-ERASE TIMING DIAGRAM





Note: This device also supports CE# controlled Block-Erase operation The WE# and CE# signals are

interchangeable as long as minimum timings are met. (See Table 15)

BA_X = Block Address


A_{MS} = Most significant address

 $A_{MS} = A_{21}$ for SST39VF640xB

WP# must be held in proper logic state (V_{IL} or V_{IH}) 1 µs prior to and 1 µs after the command sequence.

X can be V_{IL} or V_{IH}, but no other value.

FIGURE 9: WE# CONTROLLED BLOCK-ERASE TIMING DIAGRAM



Note: This device also supports CE# controlled Sector-Erase operation The WE# and CE# signals are

interchangeable as long as minimum timings are met. (See Table 15)

SA_X = Sector Address

A_{MS} = Most significant address


 $A_{MS} = A_{21}$ for SST39VF640xB

WP# must be held in proper logic state (V_{IL} or V_{IH}) 1 μs prior to and 1 μs after the command sequence.

X can be V_{IL} or V_{IH} , but no other value.


FIGURE 10: WE# CONTROLLED SECTOR-ERASE TIMING DIAGRAM





Note: Device ID = 236DH for SST39VF6401B and 236CH for SST39VF6402B WP# must be held in proper logic state (V_{IL} or V_{IH}) 1 μ s prior to and 1 μ s after the command sequence. X can be V_{IL} or V_{IH} , but no other value.

FIGURE 11: SOFTWARE ID ENTRY AND READ




Note: WP# must be held in proper logic state (V_{IL} or V_{IH}) 1 μs prior to and 1 μs after the command sequence. X can be V_{IL} or V_{IH_1} but no other value.

FIGURE 12: CFI QUERY ENTRY AND READ


©2006 Silicon Storage Technology, Inc. S71288-02-000 7/06





Note: WP# must be held in proper logic state (V_{IL} or V_{IH}) 1 μs prior to and 1 μs after the command sequence. X can be V_{IL} or V_{IH} but no other value.

FIGURE 13: SOFTWARE ID EXIT/CFI EXIT



Note: $A_{MS} = Most$ significant address $A_{MS} = A_{21}$ for SST39VF640xB

WP# must be held in proper logic state (V_{IL} or V_{IH}) 1 μs prior to and 1 μs after the command sequence.

X can be V_{IL} or V_{IH} , but no other value.

FIGURE 14: SEC ID ENTRY






FIGURE 15: RST# TIMING DIAGRAM (WHEN NO INTERNAL OPERATION IS IN PROGRESS)





FIGURE 16: RST# TIMING DIAGRAM (DURING PROGRAM OR ERASE OPERATION)

©2006 Silicon Storage Technology, Inc. S71288-02-000 7/06





AC test inputs are driven at V_{IHT} (0.9 V_{DD}) for a logic "1" and V_{ILT} (0.1 V_{DD}) for a logic "0". Measurement reference points for inputs and outputs are V_{IT} (0.5 V_{DD}) and V_{OT} (0.5 V_{DD}). Input rise and fall times (10% \leftrightarrow 90%) are <5 ns.

Note: V_{IT} - V_{INPUT} Test V_{OT} - V_{OUTPUT} Test V_{IHT} - V_{INPUT} HIGH Test V_{ILT} - V_{INPUT} LOW Test

FIGURE 17: AC INPUT/OUTPUT REFERENCE WAVEFORMS




FIGURE 18: A TEST LOAD EXAMPLE






FIGURE 19: WORD-PROGRAM ALGORITHM






FIGURE 20: WAIT OPTIONS






FIGURE 21: SOFTWARE ID/CFI ENTRY COMMAND FLOWCHARTS






FIGURE 22: SOFTWARE ID/CFI EXIT COMMAND FLOWCHARTS







FIGURE 23: ERASE COMMAND SEQUENCE



PRODUCT ORDERING INFORMATION



Environmental suffix "E" denotes non-Pb solder.
 SST non-Pb solder devices are "RoHS Compliant".



Valid Combinations for SST39VF6401B

SST39VF6401B-70-4C-B1K
SST39VF6401B-70-4C-B1KE
SST39VF6401B-90-4C-B1K
SST39VF6401B-90-4C-B1KE
SST39VF6401B-70-4I-B1K
SST39VF6401B-70-4I-B1KE
SST39VF6401B-90-4I-B1K
SST39VF6401B-90-4I-B1KE


Valid Combinations for SST39VF6402B

SST39VF6402B-70-4C-EK	SST39VF6402B-70-4C-B1K
SST39VF6402B-70-4C-EKE	SST39VF6402B-70-4C-B1KE
SST39VF6402B-90-4C-EK	SST39VF6402B-90-4C-B1K
SST39VF6402B-90-4C-EKE	SST39VF6402B-90-4C-B1KE
SST39VF6402B-70-4I-EK	SST39VF6402B-70-4I-B1K
SST39VF6402B-70-4I-EKE	SST39VF6402B-70-4I-B1KE
SST39VF6402B-90-4I-EK	SST39VF6402B-90-4I-B1K
SST39VF6402B-90-4I-EKE	SST39VF6402B-90-4I-B1KE

Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.




PACKAGING DIAGRAMS



48-LEAD THIN SMALL OUTLINE PACKAGE (TSOP) 12MM X 20MM SST PACKAGE CODE: EK





48-BALL THIN-PROFILE, FINE-PITCH BALL GRID ARRAY (TFBGA) 8MM X 10MM SST PACKAGE CODE: B1K

TABLE 16: REVISION HISTORY

Number	Description	
00	Initial release	Mar 2005
01	Clarified JEDEC software command compatibility on page 1	May 2005
02	Changed document phase from Preliminary Information to Data Sheet	Jul 2006

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 www.SuperFlash.com or www.sst.com