

MOS INTEGRATED CIRCUIT μ PD431232AL

1M-BIT CMOS SYNCHRONOUS FAST SRAM 32K-WORD BY 32-BIT

Description

The μ PD431232AL is a 32,768-word by 32-bit synchronous static RAM fabricated with advanced CMOS technology using N-channel memory cell.

The μ PD431232AL integrates unique synchronous peripheral circuitry, 2-bit burst counter and output buffer as well as SRAM core.

All input registers are controlled by a positive edge of the single clock input (CLK).

The μ PD431232AL is suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory.

ZZ pin has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State ("Sleep"). In the "Sleep" state, the SRAM internal state is preserved. When ZZ pin is set LOW again, the SRAM resumes normal operation.

The μ PD431232AL is packaged in 100-pin plastic TQFP with a 1.4 mm package thickness (LQFP in EIAJ) for high density and low capacitive loading.

Features

- Single 3.3 V power supply
- · Synchronous operation
- Burst Read/Write: Interleaved burst and Linear burst sequence
- · Fully registered inputs and outputs for Pipelined operation
- · LVTTL compatible: All inputs and outputs
- Fast clock access time: 7ns/83 MHz, 8 ns/66 MHz, 10 ns/60 MHz, 12 ns/50 MHz
- Asynchronous output enable: G
- Burst sequence selectable: MODE
- Power down (Sleep) mode: ZZ (ZZ = Open or Low: Normal operation)
- Separate byte write enable: BW1-BW4, BWE and global write enable: GW
- Three chip enables for easy depth expansion
- · Common I/O using three state outputs
- 5 V tolerant inputs (except I/O pins)

The information in this document is subject to change without notice.




Ordering Information

| Part number | Access time ns (MAX.) | Clock frequency MHz | Burst sequence | Operation | Package |
|-------------------|-----------------------|------------------------|----------------|---------------------|----------------------|
| μPD431232ALGF-A7 | 7 | 83 | Interleaved | Pipelined operation | 100-pin plastic TQFP |
| μPD431232ALGF-A8 | 8 | 66 | and linear | | (14 × 20 mm) |
| μPD431232ALGF-A10 | 10 | 60 | | | |
| μPD431232ALGF-A12 | 12 | 50 | | | |

Pin Configuration (Marking Side)

100-pin plastic TQFP (14 \times 20 mm)



A0 - A14 : Address inputs CLK : System clock input

AP : Processor address status GND : Ground

 $\overline{\text{CE}}$, $\overline{\text{CE2}}$, CE2 : Chip enable $V_{\text{CC}}Q$: Power for outputs (3.3 V)


 BW1 - BW4, BWE:
 Byte write enable
 GNDQ
 : Ground for outputs

 GW
 : Global write
 NC
 : No connection

G : Asynchronous output enable



* Block Diagram





★ Burst Sequence Table

1. Interleaved burst sequence [MODE = Open or Vcc]

| External Address | A14 - A2, A1, A0 |
|-------------------|------------------|
| 1st Burst Address | A14 - A2, A1, A0 |
| 2nd Burst Address | A14 - A2, A1, A0 |
| 3rd Burst Address | A14 - A2, A1, A0 |

Remark The burst sequence wraps around to its initial state upon completion.

2. Linear burst sequence [MODE = GND]

| External Address | A14 - A2, 0, 0 | A14 - A2, 0, 1 | A14 - A2, 1, 0 | A14 - A2, 1, 1 |
|-------------------|----------------|----------------|----------------|----------------|
| 1st Burst Address | A14 - A2, 0, 1 | A14 - A2, 1, 0 | A14 - A2, 1, 1 | A14 - A2, 0, 0 |
| 2nd Burst Address | A14 - A2, 1, 0 | A14 - A2, 1, 1 | A14 - A2, 0, 0 | A14 - A2, 0, 1 |
| 3rd Burst Address | A14 - A2, 1, 1 | A14 - A2, 0, 0 | A14 - A2, 0, 1 | A14 - A2, 1, 0 |

Remark The burst sequence wraps around to its initial state upon completion.

Asynchronous Truth Table

| Operation | G | I/O |
|-------------|---|--------------|
| Read Cycle | L | D оит |
| | Н | Hi-Z |
| Write Cycle | × | Hi-Z, Dın |
| Deselected | × | Hi-Z |

Remark × means "Don't care".



Synchronous Truth Table

| Operation | CE | CE2 | CE2 | ĀP | ĀC | ADV | WRITE ^{Note2} | CLK | Address |
|------------------------------|----|-----|-----|----|----|-----|------------------------|-----|----------|
| Deselected ^{Note 1} | Н | × | × | × | L | × | × | L-H | N/A |
| Deselected ^{Note 1} | L | × | L | L | × | × | × | L-H | N/A |
| Deselected ^{Note 1} | L | Н | × | L | × | × | × | L-H | N/A |
| Deselected ^{Note 1} | L | × | L | Н | L | × | × | L-H | N/A |
| Deselected ^{Note 1} | L | Н | × | Н | L | × | × | L-H | N/A |
| Read cycle/Begin burst | L | L | Н | L | × | × | × | L-H | External |
| Read cycle/Begin burst | L | L | Н | Н | L | × | Н | L-H | External |
| Read cycle/Continue burst | × | × | × | Н | Н | L | Н | L-H | Next |
| Read cycle/Continue burst | Н | × | × | × | Н | L | Н | L-H | Next |
| Read cycle/Suspend burst | × | × | × | Н | Н | Н | Н | L-H | Current |
| Read cycle/Suspend burst | Н | × | × | × | Н | Н | Н | L-H | Current |
| Write cycle/Begin burst | L | L | Н | Н | L | × | L | L-H | External |
| Write cycle/Continue burst | × | × | × | Н | Н | L | L | L-H | Next |
| Write cycle/Continue burst | Н | × | × | × | Н | L | L | L-H | Next |
| Write cycle/Suspend burst | × | × | × | Н | Н | Н | L | L-H | Current |
| Write cycle/Suspend burst | Н | × | × | × | Н | Н | L | L-H | Current |

- Notes 1. Deselected status is held until new "Begin Burst" entry.
 - 2. $\overline{WRITE} = L$ means any one or more byte write enables $\overline{(BW1, BW2, BW3, or BW4)}$ and \overline{BWE} are low or \overline{GW} is low.

WRITE = H means all byte write enables are high.

Remark × means "Don't care".

Partial Truth Table for Write Enables

| Operation | GW | BWE | BW1 | BW2 | BW3 | BW4 |
|------------------------|----|-----|-----|-----|-----|-----|
| Read cycle | Н | Н | × | × | × | × |
| | Н | L | Н | Н | Н | Н |
| Write cycle/Byte1 only | Н | L | L | Н | Н | Н |
| Write cycle/All bytes | Н | L | L | L | L | L |
| | L | × | × | × | × | × |

 $\textbf{Note} \quad \times \text{ means "Don't care"}.$



Pass-through Truth Table

| Previous cycle | | | Present cycle | | | | | Next cycle | | |
|----------------|---------|----------------|---------------|-----------------------------------|---------|----------------------|-------|------------|--------|----------------------------------|
| Operation | Address | Note1 WRITE | I/O | Operation | Address | CEs ^{Note2} | WRITE | G | I/O | Operation |
| Write cycle | Ak | L | Dn(Ak) | Read cycle (Begin burst) | Am | L | Ι | L | Q1(Ak) | Read Q1 (Am) |
| | | | | Deselect- ed | _ | Н | × | × | Hi-Z | No carryover from previous cycle |

Notes 1. $\overline{WRITE} = L$ means any one or more byte write enables ($\overline{BW1}$, $\overline{BW2}$, $\overline{BW3}$, or $\overline{BW4}$) and \overline{BWE} are low or \overline{GW} is low.

WRITE = H means all byte write enables are high.

2. $\overline{CE}s = L$ means \overline{CE} is low, $\overline{CE2}$ is low and CE2 is high.

 $\overline{\text{CEs}} = \text{H means } \overline{\text{CE}} \text{ is high or } \overline{\text{CE2}} \text{ is high or CE2 is low.}$

Remark × means "Don't care".

ZZ (Sleep) Truth Table

| ZZ | Chip status |
|--------------|-------------|
| ≤ 0.2 V | Active |
| Open | Active |
| ≥ Vcc -0.2 V | Sleep |



Electrical Characteristics

• The device is tested under the minimum transverse air flow of 2.5 meters per second for the DC and AC specifications shown in the tables.

Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
|-------------------------------|------------------|------------------------------------|------|
| Supply voltage | Vcc | -0.5 to +4.6 | ٧ |
| Output supply voltage | VccQ | −0.5 to Vcc | ٧ |
| Input voltage | Vin | -0.5 ^{Note} to +6.0 | ٧ |
| Input/Output voltage | V _{I/O} | -0.5 ^{Note} to VccQ + 0.5 | V |
| Operating ambient temperature | TA | 0 to +70 | °C |
| Storage temperature | Tstg | -55 to +125 | °C |

Note -2.5 V (MIN.) (Pulse width: 3 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| Parameter | Symbol | MIN. | TYP. | MAX. | Unit |
|-------------------------------------|----------------------|----------------------|------|------------|------|
| Supply voltage | Vcc | 3.1 | 3.3 | 3.6 | ٧ |
| Output supply voltage | VccQ | 3.1 | 3.3 | 3.6 | V |
| High level input voltage-Input pins | V _{IH} (IN) | 2.0 | | 5.5 | V |
| High level input voltage-I/O pins | VIH(I/O) | 2.0 | | VccQ + 0.3 | ٧ |
| Low level input voltage | VIL | -0.5 ^{Note} | | +0.8 | V |
| Operating ambient temperature | TA | 0 | | +70 | °C |

Note -2.5 V (MIN.) (Pulse width: 3 ns)

Capacitance ($T_A = +25$ °C, f = 1 MHz)

| Parameter | Symbol | Test conditions | MIN. | TYP. | MAX. | Unit |
|--------------------------|------------------|------------------------|------|------|------|------|
| Input capacitance | Cin | VIN = 0 V | | | 4 | pF |
| Input/Output capacitance | C _{I/O} | V/O = 0 V | | | 7 | pF |
| Clock input capacitance | Cclk | V _{clk} = 0 V | | | 4 | pF |

Remarks 1. VIN: Input voltage

2. These parameters are periodically sampled and not 100 % tested.



DC Characteristics (Recommended operating conditions unless otherwise noted)

| Parameter | Symbol | Test conditions | MIN. | TYP. | MAX. | Unit |
|---------------------------|------------------|---|------|------|------|------|
| Input leakage current | lu | V _{IN} (except ZZ and MODE) = 0 V to Vcc, ZZ, MODE = 0 V or Vcc | -2 | | +2 | μΑ |
| Output leakage current | ILO | Vvo = 0 V to Vcc, Output is disabled | -2 | | +2 | μΑ |
| Operating supply current | Icc | Device selected, $V_{IN} \le V_{IL}$ or $V_{IN} \ge V_{IH}$, $I_{I/O} = 0$ mA, $Cycle = MAX$. | | | 130 | mA |
| | Icc1 | | | | 45 | |
| Standby supply current | Isв | Device deselected, $V_{IN} \le V_{IL}$ or $V_{IN} \ge V_{IH}$, $Cycle = 0$ MHz, All inputs are static | | | 20 | mA |
| | Is _{B1} | Device deselected, $V_{IN} \le 0.2 \text{ V}$ or $V_{IN} \ge V_{CC} - 0.2 \text{ V}$, $Cycle = 0$ MHz, All inputs are static | | | 2 | |
| | Is _{B2} | Device deselected, $V_{IN} \le V_{IL}$ or $V_{IN} \ge V_{IH}$, $Cycle = MAX$. | | | 50 | |
| Power down supply current | Isbzz | ZZ ≥ Vcc - 0.2 V | | 0.2 | 1 | mA |
| High level output voltage | Vон | lон = −4 mA | 2.4 | | | V |
| Low level output voltage | Vol | IoL = 8 mA | | | 0.4 | V |


Remark VIN: Input voltage




AC Characteristics (Recommended operating conditions unless otherwise noted)

AC Test Conditions

Input waveform (Rise/fall time \leq 3 ns)




Output waveform



Output load

Figure 1

Figure 2 (For TDC1, TDC2, TOLZ, TOHZ, TCZ)




Remark CL includes capacitances of the probe and jig, and stray capacitances.



Read and Write Cycle

| Parameter | | Symbol | | -A7 (83 MHz) | | -A8 (66 MHz) | | -A10 (60 MHz) | | -A12 (50 MHz) | | Unit | Note |
|--------------------------------|-----------------|-----------|-------|--------------|------|--------------|------|---------------|------|---------------|----|------|------|
| Po | Standard | Alternate | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | Note | |
| Cycle time | | TKHKH | TCYC | 12 | _ | 15 | _ | 16.7 | _ | 20 | _ | ns | |
| Clock access time | | TKHQV | TCD | _ | 7 | _ | 8 | _ | 10 | _ | 12 | ns | |
| Output Enable to output valid | | TGLQV | TOE | _ | 5 | _ | 5 | _ | 5 | _ | 6 | ns | |
| Clock high to output active | | TKHQX1 | TDC1 | 2 | _ | 2 | _ | 2 | _ | 2 | _ | ns | |
| Clock high to output change | | TKHQX2 | TDC2 | 3 | _ | 3 | _ | 3 | _ | 3 | _ | ns | |
| Output Enable to output active | | TGLQX | TOLZ | 2 | _ | 2 | _ | 2 | _ | 2 | _ | ns | |
| Output disable to output Hi-Z | | TGHQZ | TOHZ | 2 | 5 | 2 | 5 | 2 | 5 | 2 | 6 | ns | |
| Clock high to output Hi-Z | | TKHQZ | TCZ | 2 | 5 | 2 | 5 | 2 | 5 | 2 | 6 | ns | |
| Clock high pulse width | | TKHKL | тсн | 4.5 | _ | 5 | _ | 5 | _ | 6 | _ | ns | |
| Clock low pulse width | | TKLKH | TCL | 4.5 | _ | 5 | _ | 5 | _ | 6 | _ | ns | |
| Setup times | Address | TAVKH | TAS | 2.5 | 1 | 2.5 | | 3 | 1 | 3 | | ns | |
| | Address status | TADSVKH | TSS | | | | | | | | | | |
| | Data In | TDVKH | TDS | | | | | | | | | | |
| | Write Enable | TWVKH | TWS | | | | | | | | | | |
| | Address advance | TADVVKH | _ | | | | | | | | | | |
| | Chip Enable | TEVKH | _ | | | | | | | | | | |
| Hold times | Address | TKHAX | TAH | 0.5 | _ | 0.5 | _ | 0.5 | _ | 0.5 | 1 | ns | |
| | Address status | TKHADSX | TSH | | | | | | | | | | |
| | Data In | TKHDX | TDH | | | | | | | | | | |
| | Write Enable | TKHWX | TWH | | | | | | | | | | |
| | Address advance | TKHADVX | _ | | | | | | | | | | |
| | Chip Enable | TKHEX | _ | | | | | | | | | | |
| Power down entry setup | | TZZES | TZZES | 8 | _ | 8 | _ | 8 | _ | 8 | _ | ns | 1 |
| Power down entry hold | | TZZEH | TZZEH | 0 | - | 0 | _ | 0 | _ | 0 | _ | ns | 1 |
| Power down recovery setup | | TZZRS | TZZRS | 8 | _ | 8 | _ | 8 | _ | 8 | _ | ns | 1 |
| Power down recovery hold | | TZZRH | TZZRH | 0 | _ | 0 | _ | 0 | _ | 0 | _ | ns | 1 |


Note 1. Although ZZ signal input is asynchronous, the signal must meet specified setup and hold times in order to be recognized.



CE2 and CE2 have the same timing as CE. In this timing, when CE is low, CE2 is low and CE2 is high. When CE is high, CE2 is high and CE2 is low. Note

Remark Qn(A2) refers to output from address A2. Q1 - Q4 refers to outputs according to burst sequence.


Write Cycle



Notes 1. CE2 and CE2 have the same timing as CE. In this timing, when CE is low, CE2 is low and CE2 is high. When CE is high, CE2 is high and CE2 is low.

2. All bytes WRITE can be initiated by $\overline{\text{GW}}$ low or $\overline{\text{GW}}$ high and $\overline{\text{BWE}}$, $\overline{\text{BW1}}$ - $\overline{\text{BW4}}$ low.

Read/Write Cycle




CE2 and CE2 have the same timing as CE. In this timing, when CE is low, CE2 is low and CE2 is high. When CE is high, CE2 is high and CE2 is low. Note


Remarks 1. $\overline{\text{GW}}$ is high.

2. The data out remains in Hi-Z following a WRITE cycle unless an AP, AC or ADV cycle is performed.

Power Down (ZZ) Cycle



CE2 and CE2 have the same timing as CE. In this timing, when CE is low, CE2 is low and CE2 is high. When CE is high, CE2 is high and CE2 is low. Note




Notes 1. CE2 and CE2 have the same timing as CE. In this timing, when CE is low, CE2 is low and CE2 is high. When CE is high, CE2 is high and CE2


2. $V_{IN} \le 0.2 \text{ V or } V_{IN} \ge V_{CC} - 0.2 \text{ V (VIN: Input voltage)}$

Package Drawing

100 PIN PLASTIC LQFP (14×20)



detail of lead end



NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES | | | | | |
|------|------------------------|---------------------------|--|--|--|--|--|
| Α | 22.0±0.2 | 0.866±0.008 | | | | | |
| В | 20.0±0.2 | $0.787^{+0.009}_{-0.008}$ | | | | | |
| С | 14.0±0.2 | $0.551^{+0.009}_{-0.008}$ | | | | | |
| D | 16.0±0.2 | 0.630±0.008 | | | | | |
| F | 0.825 | 0.032 | | | | | |
| G | 0.575 | 0.023 | | | | | |
| Н | $0.32^{+0.08}_{-0.07}$ | 0.013±0.003 | | | | | |
| I | 0.13 | 0.005 | | | | | |
| J | 0.65 (T.P.) | 0.026 (T.P.) | | | | | |
| K | 1.0±0.2 | $0.039^{+0.009}_{-0.008}$ | | | | | |
| L | 0.5±0.2 | $0.020^{+0.008}_{-0.009}$ | | | | | |
| М | $0.17^{+0.06}_{-0.05}$ | 0.007±0.002 | | | | | |
| N | 0.10 | 0.004 | | | | | |
| Р | 1.4 | 0.055 | | | | | |
| Q | 0.125±0.075 | 0.005±0.003 | | | | | |
| R | 3°+7° -3° | 3°+7° -3° | | | | | |
| S | 1.7 MAX. | 0.067 MAX. | | | | | |

S100GF-65-8ET

Remark TQFPs with a 1.4 mm package thickness are called LQFP in EIAJ.



Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of $\mu PD431232AL$.

Type of Surface Mount Device

 μ PD431232ALGF: 100-pin plastic TQFP (14 \times 20 mm)

-NOTES FOR CMOS DEVICES-

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

NEC

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

M4 96.5